DESCRIPTION OF THE PROPERTY OF THE PARTY OF

3,971,925

7/1976

[54]		OCESSOR SYSTEM HAVING DER CAPABILITY
[75]	Inventor:	Sydney W. Poland, Arlington, Tex.
[73]	Assignee:	Texas Instruments Incorporated, Dallas, Tex.
[21]	Appl. No.:	783,903
[22]	Filed:	Apr. 1, 1977
	Rela	ted U.S. Application Data
[63]	Continuatio 1976.	n-in-part of Ser. No. 714,464, Aug. 16,
[51] [52]	Int. Cl. ² U.S. Cl	
[58]	Field of Sea	arch 235/156; 364/200, 900, 364/706
[56]		References Cited
	U.S. 1	PATENT DOCUMENTS
	93,313 7/19 60,171 9/19	73 Wang et al 235/156
3,8	59,636 1/19	75 Cook 340/172.5
	42,156 3/19 53,833 4/19	76 Shapiro 340/172.5
-,,	,	225/15/

OTHER PUBLICATIONS

"National's Scientific Calculator HAS Long-Term

Wenninger et al. 235/156

All-Semiconductor Memory", *Electronics*, Jun. 10, 1976, pp. 29-30.


Primary Examiner—Jerry Smith
Attorney, Agent, or Firm—Stephen S. Sadacca; James T.
Comfort


[57] ABSTRACT


A microprocessor system with high order capabilities is provided with the two non-volatile memories which are read-only-memories (ROMs) in the disclosed embodiment. A first ROM stores the microcode for controlling the operation of the microprocessor circuits. The second ROM, which is preferably disposed in a module or cartridge, stores a plurality of program codes which are used to address the first ROM. The second ROM's module may be inserted into a receptacle for interconnecting it with the remainder of the microprocessor system. Preferably, a plurality of such second ROMs are available for selectively plugging into the microprocessor system.

Further, a particular embodiment of the microprocessor system with high order capabilities for use as an electronic calculator with high order capabilities is disclosed in great detail.

27 Claims, 20 Drawing Figures














Fig. //













Sheet 7 of 18


Fig. 16 160 PROGRAM STEPS 240 PROGRAM STEPS RAM 320 PROGRAM STEPS 140 100 PROGRAM STEPS 480 PROGRAM STEPS 640 PROGRAM STEPS 720 PROGRAM STEPS 800 PROGRAM STEPS RAM 880 PROGRAM STEPS 140 100 ADDRESSABLE MEMORIES 960 PROGRAM STEPS 90 ADDRESSABLE MEMORIES 80 ADDRESSABLE MEMORIES 70 ADDRESSABLE MEMORIES RAM 60 ADDRESSABLE MEMORIES 140 SO ADDRESSABLE MEMORIES 40 ADDRESSABLE MEMORIES 30 ADDRESSABLE MEMORIES RAM 140 20 MEM 10 MEM NOMINAL MEMORY CONFIGURATION POSSIBLE MEMORY CONFIGURATIONS















May 8, 1979








^Fig. 18e

















MICROPROCESSOR SYSTEM HAVING HIGH ORDER CAPABILITY

This application is a continuation-in-part of Ser. No. 5 714,464 filed Aug. 16, 1976.

BACKGROUND OF THE INVENTION

This invention relates to microprocessor systems and more specifically to electronic calculators having the 10 computational programs or more, each of which require capability of solving higher order or complex mathematic problems. It should become evident, moreover, that my invention has utility in other applications making use of microprocessor technology, such as video games, to increase the level of sophistication of the 15 functions performed by the microprocessor.

Electronic calculators have evolved from comparatively simple machines which add, subtract, multiply and divide the data entered into the calculator to machines which can perform sophisticated financial and 20 difficult and unduly increasing power consumption. mathematical operations such as, for example, changing polar coordinates to rectangular coordinates or solving compound or annuity interest problems. The calculator systems developed to date have had a single or multiple read-only-memory (ROM's) in which groups of instruc- 25 tion words are stored as microcode. The different groups of instruction words stored in the ROM cause the calculator's arithmetic unit, memory and display to cooperate to perform desired mathematical operations when instruction words are read out of the ROM. The 30 ble from the calculator's keyboard. ROM is addressed or controlled by a keyboard or other input means associated with the electronic calculator or microprocessor system. Thus, the depression of a key causes a selected group of instruction words to be read out of the ROM and these instruction words are pro- 35 vided to circuits controlling the inputting of data, the storage of data and the manipulation of data to perform the operation or function invoked by the key depressed. Thus, the instruction words generated by the ROM cause data to be entered, stored, and manipulated using, 40 for instance, an arithmetic unit to perform such functions as adding, subtracting, multiplying dividing or performing higher order or complex mathematical operations on the data.

to sixteen binary bits, although microprocessors having longer or shorter instruction words are well within the state of the art. The performance of even a relatively simple operation, such as adding two floating point numbers, requires a group of many instruction words. 50 For instance, the addition of two floating point numbers may require as many as 75 instruction words having thirteen bits each, thus absorbing 975 bits of ROM area to be able of performing such a simple operation. Similarly, the subtraction operation has a comparable set of 55 instruction words and so on for other operations and functions. Of course, portions of such sets may be shared for certain operations.

Modern electronic calculators now perform sophisticated arithmetic and financial computations such as, for 60 example, squaring, taking square roots, converting from polar to rectangular coordinates, computing logorithms and trigometric relationships, compounding interest, and other such computations. These computations have typically been implemented into the electronic calcula- 65 tor by increasing the size of the ROM to accomodate the larger number of instruction words associated with these higher order computations. While the size of com-

mercially available ROM's has increased during the past several years, the library of computational programs desired to be implemented in an electronic calculator has grown at even a faster rate. For example, it is desirable to have an electronic calculator capable of performing an entire library of computations related to electrical engineering, mechanical engineering, surveying, or the like. However, an electronic engineering library of computations could comprise, for instance, 45 as many as 600 instruction words implemented in a read-only-memory. Thus an entire computational library would include for example, on the order of 27,000 instruction words of thirteen bits each which would require many conventional chips to implement the electrical engineering library in a conventional calculator. Of course, using a large number of chips can significantly increase the cost of an electronic calculator as well as making the packaging for hand-held use more

In the prior art it is also known that an electronic calculator may be provided with the ability to perform higher order calculators by making the calculator programmable and storing the program in a Random Access Memory (RAM) or on a magnetic tape or card. But, in this case, the program is not permanently stored in the calculator, but must be read into the calculator's memories at least each separate time the calculator is energized; thus, such a program is not directly accessi-

It is an object, therefore, of this invention to improve electronic calculators and microprocessors.

It is another object of this invention to increase the number of computational programs stored in an electronic calculator without correspondingly increasing the size of the ROM(s) implemented in the electronic calculator.

It is a further object of this invention to make such computational programs directly accessible from the calculator's keyboard.

It is another object of this invention to store a large number of computational programs in the hand-held electronic calculator using a small number of chips.

It is yet another object of this invention to selectively Each instruction word typically has a length of eight 45 equip an electronic calculator or microprocessor with different libraries of higher order function, which functions may be accessed from the calculator's keyboard and/or from a program stored in a programmable calculator.

> It is still another object of this invention that the particular library with which a calculator is equipped may be changed by the end user thereof.

> The aforementioned objects are satisfied as is now described. Generally, and in accordance with the preferred embodiment of the invention, an electronic calculator is equipped with first and second ROM's. The first ROM stores a plurality of groups of instruction words, each group effective for controlling an arithmetic unit to perform basic arithmetic operations such as adding, subtracting, multiplying and dividing, taking square roots, forming logarithmic and trigonometric operations and so forth in response to the operation of the first set of keys on a calculator keyboard. Each of these groups of these instruction words contains on the order of 75 to 200 instruction words. Thus, the first ROM is used as a main ROM as in a conventional calculator microprocessor. The second ROM stores a plurality of sets of program codes. Each set of program codes

are capable of performing a higher order mathematical program and are read out of the second ROM in response to operation of a second set of keys on the calculator keyboard. Each program code (which comprises eight binary bits in the embodiment disclosed) is effective for addressing a group of instruction words stored in the first ROM in much the same manner as depression of a key in the first set of keys. Thus, a set of program codes may mimic the depression of a plurality of keys in the first set of keys. Therefore, each higher order mathematical program is preferably a series of the basic arithmetic operations stored in the first ROM combined with operations for entry of data and/or constants. The second ROM reads out program codes which serve to 15 address the groups of instruction words stored in the first ROM. By using the second ROM to store such higher order calculational programs, a second set of keys can be used to input commands triggering a long chain of basic arithmetic operations, including data 20 entry operations, without the chance of human error and at a much greater speed than a human operator. Thus, the second ROM, in the preferred embodiment, stores sets of program codes, each program code effective for addressing the first ROM in much the same 25 manner as a single depression of a key in the first set of keys; therefore, a set of such program codes may be advantageously utilized for a large number of higher order calculational programs in an electronic calculator. Since the second ROM must only store on the order of eight bits, or so, to select or address an entire group of instruction words, it should be evident to one trained in the art by utilizing the second ROM herein disclosed that great economies can be effected in total ROM area, 35 when compared with prior art techniques. While I have referred to first and second sets of keys on the calculator keyboard, it is well known that a single physical key may be used to perform several functions and therefore the keys referred to in the first and second sets may be 40 physically the same keys.

In a further aspect, the second ROM is preferably provided by a chip or chips which may be temporarily plugged into the calculator or mocroprocessor system by the end user thereof. Preferably, the calculator or 45 microprocessor system is operated with one or more such second ROM chips, which chips are selected from a group of chips for operation in the calculator or microprocessor system by the end user thereof, according to the end user's particular needs at any given time. In 50 the embodiment disclosed, a major portion of the second ROM is provided by a plugged-in chip and minor portion is provided by a permanently wired-in chip. Thus, in the embodiment disclosed, the end user may 55 and program steps in the calculator's memory select which higher order functions are performable according to which particular second ROM chip is plugged into the calculator while a few high order functions stored in the permanently wired chip is inherently a part of the calculator system disclosed. The 60 ory registers on the double SCOM chips. second ROM is disposed in a module for ease of handling by the end user of the calculator or microprocessor.

While a calculator system is disclosed herein in detail, it should be evident to those skilled in the art that my 65 invention may also be used in applications other than calculators where a microprocessor with high order capability may be advantageously utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as further objects and advantages thereof, will be best understood by reference to the following detailed description of an illustrative embodiment, when read in conjunction with the drawings, wherein:

FIG. 1 is a pictorial view of an electronic portable calculator of the type which may embody the invention;

FIG. 2 is a simplified block diagram of a multi-chip calculator system which may be utilized in practicing the present invention;

FIGS. 3a-3b are detailed block diagrams of the arithmetic chip featured in FIG. 2;

FIG. 4 is a detailed block diagram of the SCOM chip featured in FIG. 2;

FIGS. 5a-5e depict in representative form the instruction words decoded by the arithmetic and SCOM

FIG. 5f depicts the originization of the EXT signal; FIG. 5g depicts the first ROM address as stored in the address register;

FIG. 5h depicts the instruction words decoded on the second ROM chip and selected instruction words decoded on the arithmetic chip, but which may be conveniently employed in connection with the utilization of second ROM chip;

FIGS. 6a-6b are timing diagrams showing the timing of various parts of the multi-chip system;

FIG. 7 is a representation of the keyboard input ma-

FIGS. 8a-8d are a composite schematic diagram of the arithmetic chip of FIG. 2;

FIGS. 9a-9e are a composite schematic diagram of the SCOM chip of FIG. 2;

FIGS. 10a-10r are schematics of certain circuits used in FIGS. 8a-8d and 9a-9e;

FIG. 11 is a block diagram of a modern electronic calculator equipped with one embodiment of the inven-

FIG. 12 is a block diagram of another embodiment of the invention which may be utilized with a modern electronic calculator of the type depicted in FIG. 11;

FIG. 13 is a pictorial view of an electronic calculator having an opening for removeably receiving a packaged second second ROM chip;

FIG. 14 is a simplified block diagram of a multi-chip calculator system utilizing the present invention;

FIG. 15 is a function diagram of the logical organization of data stored in the second ROM;

FIG. 16 depicts the variable boundary between data

FIG. 17 is a block diagram of the second ROM chip; FIGS. 18a-18i form a composite schematic diagram of the second ROM chip; and

FIG. 19 is a representation of data stored in the mem-

LOCATION OF THE DRAWINGS

FIGS. 1, 5h, 7, and 11-19 accompany this patent. FIGS. 2, 3a-3b, 4, 5a-5g, 6a-6b, 8a-8d, 9a-9e and 10a-10r are hereby incorporated by reference from U.S. Pat. No. 3,900,722, entitled "Multi-Chip Calculator System Having Cycle and Subcycle Timing Generators", which issued on Aug. 19, 1975 to Michael J.

Cochran and Charles P. Grant, Jr. and which is assigned to the assignee of this invention.

CONCEPTUAL DESCRIPTION

Referring to FIG. 1, an electronic portable calculator 5 of the type which may employ features of this invention is shown in pictorial form. The calculator 1 comprises the keyboard 2 and the display 3. The display 3, in one embodiment, consists of twelve digits or characters, each provided by an array of light emitting diodes or 10 characters, such provided by an array of light emitting diodes, a liquid crystal display, gas discharge tube or other display means. The display is preferably implemented to having eight mantissa digits, two exponent digits, and two character places for negative signs, etc., 15 (one for the mantissa and one for the exponent), thereby permitting outputting the data in scientific notation for instance. Of course, the type of display and the number of digits displayed is a design choice. Ordinarily, the display would be of the seven segment or eight segment 20 variety, with provisions for indicating a decimal point for each digit. The display 2 includes a number of keys (0-9), a decimal point key, the conventional plus (+), minus (-), multiply (\times), divide (\div), and equal (=) keys. Further the keyboard perferably includes keys for 25 exponentation (Yx and inverse Yx) and trigonometric relationships (Sine X, Cosine X, and Tangent X). The calculator is further provided with OP Code Keys for performing special functions such as slope, intercept, plotting operations, alphanumeric operations and the 30 like. Further, the calculator may be provided with keys for storing (STO) and recalling (RCL) data from memory, for clearing the calculator (CLR) and for clearing the last entry (CE). The keys used to access higher order functions will be described subsequently.

In FIG. 11, there is shown in block diagram form, the basic elements of a modern electronic calculator implemented on one or more semiconductor chips. It is to be understood that the block diagram of FIG. 11 is not intended to represent the block diagram of a detailed 40 representation of electronic calculators, but is merely intended to indicate how the additional elements of an electronic calculator system having higher order capability are incorporated into a typical electronic calculator. Subsequently, it will be explained in detail how my 45 invention may be praticed with the multi-chip calculator system depicted in FIGS. 2-19. The calculator of FIG. 11, is shown with a clock 40 which provides clocking signals for transferring data throughout the electronic calculator and provides scanning signals for 50 scanning the display 3 and keyboard 2 or other data entry means. The inputs for the keyboard 2 are provided to keyboard logic 41 which provides an address in response to the depression of a particular key to program counter 23. It should be evident to one skilled 55 in the art that keyboard logic 41, as well as other logic circuitry, may be implemented in the calculator as the elements described or may be implemented as a part of read only memory 20 and instruction word decoder logic 96.

The address received from keyboard logic 41 is inserted into program counter 23 and is utilized in addressing the First Read-Only-Memory (ROM) 20. First ROM 20 contains the microcode for performing basic arithmetic operations and outputs an instruction word 65 in response to the address contained in program counter 23. Program counter typically includes an add-one circuit for incrementing the address in program counter

6

23. Thus, program counter 23 causes a group of instruction words to be read out of First ROM 20 in response to the incrementing of program counter 23, each instruction word being read out during an instruction cycle. The group of instruction words read out of First ROM 20 corresponds to the address received from keyboard logic 41.

The instruction words read out of First ROM 20 are decoded by instruction word decoder logic 96 to provide instruction commands to program counter 23, arithmetic unit 45 and data control 44. The instruction commands provide to program counter 23 enable branches to be executed by inserting a new address into program counter 23 in response to a branch instruction command stored in First ROM 20. Instruction commands provided to data control 44 and arithmetic unit 45 control the manipulation of numeric data in the calculator. Instruction word decoder 96 is also interconnected with a counter 47 and a latch 46 in my electronic calculator system having higher order math capability.

Data control 44 is interconnected with display register 49, operational registers 43 and with the arithmetic unit 45. Display register 49 stores the number displayed by the display 3 and has associated therewith a plurality of operational registers 43 which are used in conjunction with arithmetic unit 45 to perform arithmetic operations in response to particular instruction commands. Output drivers 42, interconnect display register 49 with a display 3 for decoding the electrical signal, stored in display register 49 and for driving display 3. Data control 44 comprises a series of selector gates for interconnecting the appropriate operational registers 43 and display register 49 with the arithmetic unit 45, with portions of instruction words, (if need be), or with logic signals from keyboard 2 (if need be).

Numeric data is inputted into display register 49 from keyboard 2 either by a data path from keyboard logic 41 via data control 44 under the control of appropriate instruction commands or by inputting selected portions of an appropriate instruction word in response to selected instruction commands. The electronic calculator system hereinbefore described, that being the portion shown within the reference a dashed line in FIG. 11, basically corresponds to the type of electronic calculators known in the prior art. Exemplary of the prior art calculators systems is the calculator system depicted in FIGS. 2-10.

Also in FIG. 11, there is shown a counter 47 and a latch 46 which is responsive to outputs from instruction word decoder logic 96. The counter 47 has an output for addressing a Second ROM 48. Second ROM 48 outputs a program code in response to the inputted address, the program codes being outputted via latch 46 to program counter 23. When keyboard logic 41 decodes keyboard outputs indicating that a higher order math calculation is to be executed, the higher order math calculation being preferably a series of basis arithmetic functions and operations of the type implemented in first ROM 20, keyboard 41 preferably input an address into program counter 23 which causes First ROM 20 to branch to a location therein for calling a program from Second ROM 48. When a program is called from Second ROM 48, instruction word decoder logic 96 first sets latch 46 to permit the program codes outputted by Second ROM 48 to be inputted into program counter 23. The program codes outputted by Second ROM 48 effectively transmit an address into program counter 23 for addressing First ROM 20. The first such code preferably causes the First ROM 20 to branch to a location for performing the first basic arithmetic operation or function required by the Second ROM 48 program. The program codes may take the same logical format, for instance, as the output from keyboard logic 541. When calling a program from Second ROM 48, instruction word decoder logic 96 also transmits an address into counter 47, the address being the first location in Second ROM 48 of the called program. It should be evident, moreover, that counter 47 could be loaded 10 with an address directly from keyboard logic 41 in lieu of from instruction decoder logic 96, this being essentially a design choice.

After the first program code is read out of Second ROM 48 via latch 46 and loaded into program counter 15 23 then First ROM 20 cycles through a group of instruction words to accomplish the indicated basic arithmetic operation or function. Of course, the number of instruction cycles required to accomplish the indicated operation or function depends on, for instance, a num- 20 ber of instructions contained for that basic operation or function in First ROM 20. As is well known, those operations or functions which are accessible via keyboard logic 41 from keyboard 2, usually contain instruction words for causing the display to be enabled at the 25 end of the function or operation addressed in First ROM 20. Since, however, another program code is to be read from Second ROM 48 and inserted into program 23 upon accomplishment of the indicated function or operation, counter 47 includes an add-one circuit 30 which is responsive to, for instance, a display command or other such commands located near or at the end of a group of instruction words in First ROM 20 for accomplishing a basic arithmetic operation or a function. When the display command or other such command is 35 decoded by instruction word decoder logic 96, the add-one circuit in counter 47 increments and causes Second ROM 48 to read out the next program code of the called program via the set latch 46 to program counter 23, which in turn causes First ROM 20 to cycle 40 through another group of instructions to accomplish the function or operation indicated by the outputted program code. Again, towards the end of this next basic arithmetic function or operation, a display code or other such code will be decoded in instruction word 45 decoder logic 96 causing the add-one circuit in counter 47 to increment counter 47, the cycle repeating itself.

The advantages of Second ROM 48 and associated counter 47 and latch 45 should be evident to one trained in the art. This system permits equipping an electronic 50 calculator with the capability of performing higher order calculational programs: for instance, changing polar coordinates to rectangular coordinates, doing financial calculations or solving complex engineering equations using significantly less total ROM area than 55 would be required if such programs were implemented only in First ROM 20. Additionally, it should be evident that while the foregoing discussion has suggested that a program code read from Second ROM 48 mimics keyboard logic outputs from keyboard logic 41, the 60 program codes read from Second ROM 48 could, in lieu thereof or in addition thereto, have codes which do not mimic the outputs from keyboard logic 41, but rather, for instance, would cause the program counter 23 to branch to locations in First ROM 20 which are not 65 directly accessible from the keyboard. Thus an output from Second ROM 48 may cause program counter 23 to branch to a location in First ROM 20 which could not

be accessed directly from the keyboard 2 via keyboard logic 41. One purpose for such a program code would be a program code in a called program to indicate that the end of the program had been reached. This program code, which I shall refer to as the "return" program code, preferably causes program counter 23 to branch to an address location in First ROM 20 which would contain a group of instructions for resetting latch 46 and for displaying the contents of display register 49. The display instruction preferably follows the reset latch instruction, so that when the display command causes counter 47 to increment (if so used), no branching will occur in response thereto at program counter 23. Also latch 46 inhibits outputs from Second ROM 48 from being inserted into program counter 23 whenever a display instruction or other such instruction is decoded by instruction word decoder logic 96 incrementing the add-one circuit in counter 47 when the calculator has not called a program from Second ROM 48. Referring now to FIG. 12, there is shown a partial block diagram of a second embodiment of my calculator system having higher math capability. The latch 46 and counter 47 are interconnected with program counter 23 and instruction word decoder 96 as done in the embodiment shown in FIG. 11. In fact, this embodiment is similar to the embodiment in FIG. 11, except that a superroutine stack register 91 and an associated superroutine latch 92 have been interconnected with counter 23; stack 91 is responsive to outputs from instruction word decoder logic 96. Thus, the program codes outputted from Second ROM 48 are passed to program counter 23 via latch 46; counter 47 is used to address Second ROM 18 and is responsive to instruction word decoder logic 96 for inserting an initial address therein and for incrementing that address in response to decoded display commands. for instance. The superroutine stack 91 functions to either receive an address from counter 47 or to output an address to counter 47, both functions being in response to outputs from instruction word decoder logic 96. Superroutine stack 91 is a multi-level stack and functions in normal last-in-first-out mode. Superroutine stack 91 may be advantageously utilized in calculator systems with higher math capability so that the program codes stored in Second ROM 48, in addition to prescribing addresses for performing basic arithmetic operations and functions according to microcode stored in First ROM 20, may also use First ROM 20 for addressing Second ROM 48 itself. The advantages of this superroutine stack 91 may be best seen by example. For instance, Second ROM 48 may be implemented with program codes to perform the factorial function, and during the calculation of statistical programs, such as combinations and permutations, it is often advantageious to be able to use the factorial function. If a factorial function and the statistical combination function are both implemented in Second ROM 48, then the combination function program may call the factorial function, if a superroutine stack 91 is utilized. The point of exit from the combination function program must be stored so that the program can return thereafter accomplishing the factorial function. Thus, the address in counter 47 to which the program must return in Second ROM 48 after accomplishing the factorial function is stored in superroutine stack 91 because a new set of addresses will be loaded into counter 47 when the factorial function is executed. Whenever an address has been stored in superroutine stack 91, superroutine latch 92 is set. Further, as afore-

mentioned, the factorial program will preferably have a

"return" program code loaded in Second ROM 48 at the end thereof. This return code normally causes latch 46 to be reset. However, the return code is inhibited from setting latch 46 when superroutine latch 92 has been set. Latch 46 is not reset at this time because the 5 program codes being read from the Second ROM 48 must continue to be inserted in program counter 23 to carry out the main program, eg, the combination function program in the aformentioned example. Although tine latch 92 is set, the return code is used to "pop" the address in the stack back into counter 47. Since stack 91 is a multi-level stack, several levels of "superroutines" may be utilized.

Preferably, the second ROM 48 is implemented by a 15 ROM chip which is provided with a package permitting it to be plugged into the aforementioned electronic calculator. The second ROM chip is preferably packaged in a form to facilitate handling by the end user of the calculator to permit easy installation of that chip 20 into the electronic calculator. Preferably, the electronic calculator system of this invention receives, at any given time, one second ROM chip, but the operator thereof selects which particular second ROM chip is plugged into the calculator system. The operator ROM 25 chips each programmed to perform different types of high order functions. For instance, one or a plurality of second ROM chips may be provided for performing statistical problems while another ROM chip or chips is provided for performing surveying problems; still yet 30 by a single eight register memory of the type disclosed another second ROM chip or chips may be provided for performing aviation or navigational problems, for instance. Thus the end user of the calculator can configure a basic calculator to perform many different types of high order functions depending upon the particular 35 library available in the particular second ROM chip or chips plugged into the electronic calculator of this invention.

Referring to FIG. 13, there is shown an electronic calculator having an opening 4 for exposing contacts 5, 40 which are connected to the electronics of the calculator. Opening 4 is preferably provided on the rear side of the calculator case 1 as shown in the FIG. 1 and forms, with contact 5, a receptacle for receiving module 48a. Opening 4 is adapted to removably receive the second 45 ROM 48, which is not shown in FIG. 13, but which is disposed in module 48a. Second ROM chip module 48a has contacts (not shown) which mate with contacts 5 for connecting the second ROM 48 therein to the electronic calculator. Door 6 may be closed to retain mod- 50 ule 48a in opening 4 during normal operation.

THE SPECIFIC EMBODIMENT IN A PROGRAMMABLE CALCULATOR

Having described how the second ROM is advanta- 55 geously used with an electronic calculator, a particular embodiment of the second ROM in a particular calculator is now described.

Referring now to FIG. 14, there is shown a detailed block diagram of an specific embodiment of a program- 60 mable electronic calculator employing the second ROM 48 of this invention. In FIG. 14, there is shown a plurality of chips (48', 10, 12a, 12b, 13, 14a-d and 18). Chips 10, 12a, 12b, 13, and 18 have heretofore been described in some detail in prior U.S. Patents and Patent 65 Applications and therefore reference will be made to U.S. Patents or U.S. Patent Applications, as the case may be, for a detailed description of these chips. The

following discussion will basicly relate to how chips 10, 12a, 12b and 13 cooperate with a second ROM chip 48'; which is described hereafter in detail, to implement a calculator having high order capability.

The calculator's arithmetic chip 10 has a plurality of Registers 50a-50e for storing numeric data, an Arithmetic Unit 55 for performing arithmetic operations on the data stored in Registers 50a-e, Flag Registers 53a-b for storing a plurality of flags, a keyboard register 54 which the return code is not used to reset latch 16 if superrou- 10 is (1) loadable with a decoded keyboard address derived from the calculator's keyboard, (2) loadable from a subroutine register or (3) loadable from the second ROM chip 48'. Arithmetic chip 10 is described in detail in aforementioned U.S. Pat. No. 3,900,722 which issued to Michael J. Cochran and Charles P. Grant, Jr. on Aug. 19, 1975 and which is assigned to the assignee of this invention. Line 21, column 4 through line 31, column 44 of U.S. Pat. No. 3,900,722 is hereby incorporated herein by reference.

U.S. Pat. No. 3,900,722 discloses a multiple chip calculator system employing the aforementioned arithmetic chip 10 and a scanning and read-only-memory (SCOM) chip. U.S. Pat. No. 3,900,722 discloses that eight SCOM chips may be utilized in a single calculator system. Referring again to FIG. 14, chips 12a and 12b are each double SCOM chips; a double SCOM chip is the equivalent to two SCOM chips of the type disclosed in U.S. Pat. No. 3,900,722 implemented on a single chip of silicon, with the F and G registers thereof replaced in U.S. Patent Application Ser. No. 745,157 which was filed Nov. 26, 1976 and which is assigned to the assignee of this invention.

External ROM chip 13 provides for increased instruction word storage capacity. The ROMs 20a and 20b on double SCOM chips 12a and 12b and the ROM 20c on chip 13 provide the first ROM 20 for storing the microcode which controls the operation of the calculator system. The microcode stored in ROM's 20a-20c is listed in Tables IIa-IIc, respectively. ROM 20c is a 1 $K \times 13$ bit ROM while ROMs 20a-20b are each 2.5 K×13 bit ROMs.

Referring briefly to Tables IIa-IIc, the first column thereof is the hexidecimal address of the microcode instruction word appearing in the third column. The second column identifies the chip in which the microcode is stored. TMC-582 and TMC-583 are the two double SCOM chips 12a and 12b; TMC-571 is the external ROM chip 13. The fourth through nineteenth columns contain instruction words whose addresses are incremented by one for each column, reading from left to right. Thus, in Table IIa, the seventeen instruction words in the first row, columns three through nineteen are located at hexidecimal addresses 0000 through 0010. The instruction words are in hexidecimal format also and correspond to the instruction words identified in

As explained in U.S. Pat. No. 3,900,722, the arithmetic chip 10 and the double SCOM chips 12a and 12b are interconnected by lines for exchanging the following control signals: external (EXT), input/output (I/O), instruction words (IRG), and IDLE. External is a serial data channel which may be used, for instance, for addressing ROMs 20a-20c using an address stored in the keyboard register 54 when the PREG bit thereof is a logical one or for inputting or outputting serial data depending on the instruction word outputted on IRG (when the PREG bit is a logical zero). I/O is a four bit

parallel data channel for transferring data in bit parallel, digit serial fashion under control of construction words outputted from ROMs 20a-20c. IRG is a serial channel for transmitting the instruction word from the particular ROM 20a-20c controlling the operation of the system.

In FIG. 14, there are shown four multi-register chips 14a-14d which are connected to the I/O, IRG, and IDLE lines. These multi-register chips are essentially random access memory (RAM) chips which are utilized 10 for storing the data used by the calculator system and programmed functions. It should be evident that the numbers of such chips as well as the size of the RAMS thereon is a design choice.

The magnetic card reader chip 35 is responsive to 15 EXT, IRG and IDLE for inputting digital information to the calculator system from magnetic cards or outputting digital information from the calculator system to magnetic cards. Chip 35 is described in greater detail in U.S. Pat. Application 622,288 filed Oct. 10, 1975 and 20 now U.S. Pat. No. 4,006,455. Of course, the use of a card reader is a design choice. If chip 35 is not utilized, the diode and switch 7 shown in FIG. 7 should be omitted. Switch 7 closes in response to a card being inserted into the card reading mechanism associated with chip 25

Printer chip 18 may be used to provide the calculator of this invention with printing capability. It should be evident that the utilization of printer chip 18 is a design choice and further this chip may be either permanently 30 installed in a printer calculator or may be installed in a print cradle, such as the PC 100a cradle manufactured by Texas Instruments Incorporated of Dallas, Texas which print cradle may be interfaced with a hand-held calculator provided with printing capability. Chip 18 is 35 described in greater detail in U.S. Pat. Application Ser. No. 428,492 filed Dec. 26, 1973 and now U.S. Pat. No. 4,020,465.

The second ROM chip 48' is interconnected with the calculator system via external, IRG and IDLE. Chip 48' 40 includes a second ROM 48 of the type heretofore discussed plus various control circuits for interfacing it with the remainder of the calculator system disclosed. As previously mentioned, second ROM chip 48' is preferably removable from the calculator of this invention 45 and therefore a plug assembly 43 is provided for ease of removal and insertion. Preferably, the calculator of this invention is provided with a plurality of such second ROM chips 48', at least any one of which may be connected into the calculator system at any given time. 50 This plurality of ROM chips 48' are programmed to provide different types of problem solving capabilities. For instance, one chip 48' might be implemented with programs for solving statistical problems while another might solve financial, surveying, navigation, medical, 55 mechanical or electrical engineering problems, or the like. Moreover, it should become evident to those skilled in the art, that a plurality of such chips 48' might be interfaced with a calculator at one time if such chips were provided with a chip selection means for identify- 60 ing which second ROM chip 48' is being addressed at any given time. Such chip selection circuits, while not used in the embodiment herein disclosed, are well known in the art.

While the second ROM of this invention is described 65 as a read-only-memory, it should be evident to those skilled in the art that second ROM might be an electrically alterable device, such as an EPROM, or the like.

12

Similarly, a bubble memory or other such non-volatile memory means could also be utilized as a second ROM.

In Table VIII there is a listing of program codes used in a general purpose second ROM chip 48' to perform such operations as: performing a diagnostic checks, complex math operations, matrix math operations, matrix inversion, annuity and compound interest operations, permutation and combination calculations and the like. The program codes are listed in columns 3-19 of Table VII. The address of the program code in column three is given in column one and the addresses of the other program codes on the same line increment by one for each column reading from left to right.

ORGANIZATION OF PROGRAMS STORED IN THE SECOND ROM

As it has been previously discussed, the second ROM stores a plurality of program codes for performing high order functions. The organization of these program codes on chip 48' is now described in detail. In this embodiment, the program codes comprise a pair of four bit binary coded decimal (BCD) digits. Therefore, these codes may be any number between 00 and 99.

Referring now to FIG. 15, there is shown a functional diagram of how the program codes are organized on the second ROM of chip 48' and preferably a second ROM implemented in a pluggable package. In this embodiment ROM 48 stores on the order of 5,000 eight bit program codes. Referring now to FIG. 15, a rectangle thereon represents an eight bit code outputtable from ROM 48 in response to an address. Second ROM 48 stores a plurality of programs, which are for ease of addressing, arranged on "pages". Several programs are preferably allocated to each page. When a program is second ROM 48 is to be accessed from the calculator's keyboard, the operator depresses the "2ND" key and the "program" key (PGM) in this embodiment. The operator next enters a two digit number indicating the page upon which the program he or she wishes to access exists. For instance, if he or she wishes to access a program on page twelve, he or she would depress the one and two number keys. The operator knows upon which page the desired program exists because a program directory is preferably supplied along with a pluggable second ROM chip 48'. The operator then preferably enters a label to uniquely identify the particular program which is desired on the page previously entered. This is done by depressing either a particular label key A-E or A'-E' or the subroutine key (SBR) followed by a non-number key (e.g., SBR,=; or SBR, X2; or the like). Depressing the subroutine key and entering a three digit address preferably causes a branch to the location equal to the sum of the inputted address plus the address of the first program code on the inputted page.

The calculator is preferably permanently programmed to first read out the program code at location 0000 which indicates the number of pages stored on that particular second ROM 48. This number is compared with the inputting page number to assure that the inputted page number exists in second ROM 48. Next the security code at location 0001 is preferably outputted for examination, the function of which will be later described. The next step is to address second ROM 48 with the entered page location, the address being derived by multiplying the inputted page number by two. For example, if page 02 is entered, then the address to be used is 0004. At address 0004 is a top half of the

address (the thousands and hundreds digits) for the beginning point of the second page. At address 0005 is the bottom half of the address (the tens and units digits). The program codes at locations 0004 and 0005 define the address where the second page begins in second ROM 48. Locations 0006 and 0007 will also be read out to provide the address of the beginning point of the third page, which is indicative of the ending point of the programs stored on the second page. Thus the address 0005 is used as the starting point for a label search and the address of a third page is used to define the ending point of that search.

The program in second ROM 48 is caused to branch to the program code which occurs at the starting point 15 of page two. At page two in second ROM 48, the label search is commenced by reading out program codes sequentially until either the label being searched for is detected or the beginning point of page three is encountered, indicating that the label being searched for does 20 not exist on the page selected. The label being searched for is either a particular label program code (Table III code 10-19) or the label program code (Table III, code 76) followed by a particular non-numeral program code. When the last page is selected, then the address of 25 the last page, as well as the last address on that page are read out to fulfill the function of reading out the addresses of pages 2 and 3 in the foregoing example. This sequence of events is also diagrammatically depicted in FIG. 15.

Referring now to Table III, there is shown a list of the program codes 00-99 preferably used in the calculator system of this invention along with the corresponding functions performed by these codes and the key sequences used to generate the codes when generated 35 from the keyboard. As can be seen, certain program codes may not be directly generated from the calculator's keyboard. The functions performed by the program codes listed in Table III should be evident to those skilled in the art based on the description set forth in 40 Table III. By way of further clarification, however, the inverse function key (INV) is used to perform the inverse of the function indicated for selected keys. For instance, the inverse function key when combined with the LNx key causes the calculator to take the number 45 ex in lieu of taking the natural logorithm of the number x. The indirect addressing key (IND, which must be used in combination with the 2ND key, of course) is used with the memory operation keys and "go to" or "conditional go to" keys (GTO, $X \times T$ or $X \ge T$) to 50 indicate that the number following the program code does not describe either the memory used (if a memory operation) or the branching location (if a go to or conditional go to operation), but rather identifies the particular memory whose contents define either the particular 55 memory to be used (if a memory operation) or the branch address (if a go to type instruction).

Referring again to Table III, program codes 00-09 define the ten numeral keys and the remaining program codes are defined according to the following conven- 60 tion. The first number thereof identifies the keyboard row in which the key is located and the second number defines the keyboard column in which the key is located, for the basic functions which may be accessed by a single key push. For functions accessed by multiple 65 key push sequences, selected merged program codes are utilized. For instance, when the 2ND key is combined with another key to perform the operations indicated,

the number 5 is added to the basic program code (without a carry) to generate the merged program code. Thus, for example, the label A is stored as a program code "11" whereas the label A', which requires the 2ND key to be actuated before the A key, is stored as program code "16". Program codes which otherwise would define those keys performing the numeral functions (eg. 0-9), are reserved for selected merged program codes or for program code not directly generated of the second page derived from locations 0004 and 10 at the keyboard. For example, program codes 62, 63, 64, 72, 73, 74, 83 and 84 are used for merged program codes wherein the IND key is used. Program codes 82 and 92, which are not defined according to the foregoing convention, define a heirarchy address function and the "return" function. The "return" function has already been mentioned and the heirarchy address function is used to address the eight registers on one of the double SCOM chips, which are set aside for heirarchy control purposes. This calculator system utilizes the algebraic operating system disclosed in U.S. Patent Application Ser. No. 708,958 filed July 26, 1976, for heirarchy control purposes. The heirarchy address code (82) is followed by another program code to define the heirarchy register and operation involved or to define a conditional return, whose function will be mentioned later. The meaning of the program code following the heirarchy address code is set forth in Table IV

14

The use of such codes which are not directly accessible from the keyboard permit the accomplishment to 30 special functions or entry in to date areas which are normally isolated from the operator.

The operation code (OP) is used with a following program code for calling the special functions identified in Table V. These routines are implemented in this calculator either in microcode alone or by using second ROM addressing techniques. The second ROM area for such operation code functions is located in the constant ROM areas of double SCOM chips 12a and 12b. Approximately half of the constant ROM in double SCOM chip 12a is used for storing constants in the manner contemplated by U.S. Pat. No. 3,900,722 while the other half of that constant ROM and all of the constant ROM in double SCOM 12b is used for storing program codes, as defined in Table III, in the manner generally set forth in U.S. Patent Application Ser. No. 714,464, filed Aug. 16, 1976. The contents of the constant ROMs are listed in Table VI hereof. Eight two digit program codes are stored in each constant storage area in the constant ROMs. The codes are stored from right to left; thus the first program code in constant area sixteen is an 82. The addresses of these program codes for discussion purposes will be: Constant number hyphen one of eight locations. Thus, the address of the first program code on constant area sixteen (82) is 16-0, while the third program doce in constant area eighteen (43) is 18-2. Locations 16-0 through 24-2 contain a slope-intercept routine. The other routines in the constant ROM area are defined in Table VIa. As can be seen, the functions stored in the constant ROM areas are accessed either by OP codes or by normal keyboard entries; for example, the polar to rectangular conversion function is stored in the constant ROM areas and is accessed by depressing the $P \rightarrow R$ key on the keyboard.

The program codes in Table VI make use of the conditional return program code (82 followed by 20). The conditional return evokes a return function only when all the program codes for the accessed function have been read out. For instance, if the variance is being

calculated, the conditional return stored at locations 26-2 and 26-3 is ignored so that after having found the mean according to the program codes at locations 24-3 ining the program and altering it as he or she sees fit. through 29-2 is performed. The hierarchy address function (program codes 82,-) used with several routines to 5 address the hierarchy registers in order to maximize the addressable storage area available in RAM chips

STORING A KEYED-IN PROGRAM

14a-14d.

When the operator desires to utilize his or her own program in lieu of a program stored in the first or second ROM's, he or she may do so by an appropriate key sequence for storing keyboard enterable program codes of Table III in RAMs 14a-14d. RAMs 14a-14d may 15 also be used for storage of numeric data, i.e, the results of the calculations performed by this electronic calculator. Normally, RAMs 14a-14d provide a storage for storing 480 program codes while RAMs 14c and 14d provide 60 addressable memory locations for storing 20 numeric data. By depressing 2ND, OP, 1, 6, the operator may determine which data configuration RAMs 14a-14d are in; in this case, the number 479.59 would be outputted. The number to the left of the decimal point is the maximum address in RAMs 14a-14d for program 25 48. steps, while the number to the right is the maximum address in RAMs 14a-14d of memory registers.

By inputting a number between one and ten, 2ND. OP, 1, 7; the inputted number is used as the number of decodes of memory registers set aside in RAMs 14a-14d 30 and the resulting configuration is displayed in the aforementioned manner. For example, inputting 7, 2ND, OP, 1, 7 results in RAMs 14a-14d being repartitioned with seventy memory registers and 400 program step locations; also 399.69 would appear in the display.

RAMs 14a-14d can store up to 120 sixteen digit words and can be partitioned to store as many as 960 program codes with no addressable memory registers to as few as 160 program codes with 100 addressable memories in this embodiment. As can be seen from FIG. 16, 40 the addressable memory locations may be traded at the rate of 10 for 80 program step locations when repartitioning takes place. Of course, the precise number of memories as well as the range of possible data configurations is a design choice.

The partitioning data is stored in digits 3-8 of register 13 on double SCOM chip 14b (see FIG. 19). Digits 8-6 holds the actual address in RAMs 14a-14d defining the location of memory 00 while digits 5-5 hold the largest number assigned to a memory. Thus, in the normal 50 479.59 configuration, 060 is stored in digits 8-6 while 059 is stored in digits 5-3. Attempting to branch to a program location equal to or greater than the contents of digits 8-6 causes an error condition, as does addressing a memory greater than the number in digits 5-3 of 55 register 13.

Referring again briefly to FIG. 14, the down load operational code may be utilized to permit a page in second ROM 48 to be loaded into the program code storage area of RAMs 14a-14d. The security code in the 60 second ROM 48 to be down loaded must be a 00 to permit the down loading to occur. A 01 security code inhibits the down loading operation, thereby helping to maintain the secrecy of the programs stored in second ROM 48 should that be desired. If the security code bit 65 is set, then the programs in the second ROM may be utilized to perform the function indicated but the series of program codes may not be read out of the calculator

16

to the operator. After a program is down loaded into RAMs 14a-14d, the operator has free access for exam-

ALPHANUMERIC PRINTING OPERATIONS

Operational (OP) codes 00-07 are used for alphanumeric printing operations when the calculator of this invention includes a printer. For example, a thermal printer in combination with printing chip 18, such as 10 that provided by the PC-100a disk unit manufactured by Texas Instruments Incorporated of Dallas, Tex. may be used. The twenty character position PC-100a printer may be utilized for printing a line of alphanumeric characters chosen by the operator by loading five two-digit character codes from the display register into four printing buffers. These two-digit alphanumeric character codes are listed in Table VII. The display register is first loaded with five two-digit codes from the keyboard, which are transferred to one of the buffers by OP01-OP04 codes; of course, each buffer stores one fourth of a line of characters.

The contents of the buffers are printed by a 2ND, OP, 0, 5 key sequence or by encountering 69, 05 program codes from either the RAMs 14a-14d or second ROM

OP code 06 causes the printing of the contents of one buffer and the numeric contents of the display register. OP code 07 prints an asterisk in the column corresponding to the interger portion of the number then in the display register, provided that number is in the range of 0-19. Thus, OP code 07 is preferably used for plotting a series of answers obtained by the calculator. Of course, the range 0 to 19 is a design choice and, of course, to make better use of this plotting capability, the answers 35 to be plotted are preferably first normalized to occur within the range 0 to 19.

DESCRIPTION OF THE SECOND ROM CHIP AND THE INTERFACE BETWEEN THE SECOND ROM CHIP AND THE OTHER CALCULATOR CHIPS

Referring now to FIG. 17, there is shown a block diagram of second ROM chip 48'. The second ROM 48 implemented thereon, is provided by binary coded decimal (BCD) ROM 600. The output of BCD ROM 600, which outputs the program codes listed in TABLE III, for instance, is connected to serializers 605 and 606. Serializer 605 converts both the high digit and low digit of the program code to serial format and supplies it to a digit selector. The serializer 606 converts only the high digit of the program code to serial and also supplies it to digit selector 607. Digit selector 607 provides the output of serializer 605 to external output control 608 in response to a decoded FETCH instruction or supplies the output of serializer 606 to external output control 608 in response to a decoded FETCH HIGH instruc-

BCD ROM 600 is addressed by an address in program counter 601. The address in program counter 601 preferably is a BCD four digit numeral. The address in program counter 601 is incremented each time a FETCH (but not a FETCH HIGH) instruction is decoded and is maintained in BCD format by an one bit/BCD corrector 604. Program counter 601 may be loaded one digit at a time with a digit appearing on External (EXT) via digit controls 602a-602d. Digit strobe 603 controls which one of the digit control 602a-602d is enabled; digit strobe 603 sequentially enables digit controls 602a-602d in response to a decoded UNLOAD PC (unload program counter) or a LOAD PC (load program counter) instruction. Digit strobe 603 is reset by a decoded FETCH instruction. The digit control 602a-602d enabled by digit strobe 603 inputs a single digit (four bits) of the four digit number from the EXT bus in response to a decoded LOAD PC instruction, the number being obtained from the bits occurring during state times S3-S6 on the EXT bus. Also, the program counter 601 to the EXT bus in response to a decoded UNLOAD PC instruction.

State time generator 609 outputs an indication to state time PLA 610 of which one of the 16 possible state times of an instruction cycle the calculator is in. State time generator 609 is responsive to IDLE for maintaining the state times generated thereby in phase with state times generator on the arithmetic chip 10 or double SCOM chips 12a and 12b, for instance. State time PLA circuits and also to serial instruction decode 611. Serial instruction decode 611 is also responsive to the serial instruction words appearing on IRG. Serial instruction decode 611 decodes the aforementioned FETCH,

External output control 608 outputs the serialized low and high program code digits or the serialized high digit alone from digit selector 607 in response to the and outputs the digit from the enabled digit control 602a-602d in response to an UNLOAD PC instruction, the output from external output control being provided to the EXTERNAL bus.

Considering FIGS. 3a and 3b with FIG. 17, the fol- 35 lowing discussion examines the flow of data between second ROM chip 48', arithmetic chip 10 and the main ROMs 20a-20c. When a program is to be called from second ROM chip 48' according to the aformentioned 2ND, PGM, page number and label key sequence, the 40 location 0000 is first loaded into the program 601. This may be done for instance by (1) zeroing a selected register 50a-50e, which loads the zero in register R5 65. As disclosed in the incorporated by reference U.S. Pat. No. 3,900,722, register R5 65 is automatically loaded with 45 the least significant digit after some arithmetic operation involving the arithmetic unit and Register R5 65 may be loaded with the least significant digit in keyboard register 54 in response to a KRR5 instruction. Also the least significant digit of keyboard register 54 50 may be loaded with the contents of register R5 65 in response to a R5KR instruction. Now, the zero digit in register R5 65 is loaded into the least significant digit position of keyboard register 54. After having reset digit strobe with a FETCH instruction, the zero is 55 loaded into each of the four digits of program counter 601 by four sequential LOAD PC instructions, thereby transferring the zero in the LSD of the keyboard register into all digit positions of program counter 601. Then a FETCH HIGH instruction is issued followed by a load keyboard with EXTERNAL (EXTKR) instruction for loading high digit of the program code outputted from ROM 600 into the keyboard register. The contents of keyboard register 54 is then loaded into register R5 65 and thence into a register 50a-50e using 65 an R5-Adder instruction (FIG. 5b). This high digit may then be shifted in its register to the next more significant digit position by register shift instructions (FIG.

5b). A FETCH instruction then follows, which is followed by a EXTKR, KRR5 and R5-Adder instructions to load the low digit into the register in which the high digit had been previously loaded, thereby providing the high and low digits in one of the operational registers 50a-50e. This number may then be subtracted with the inputted page number to determine whether the inputted page number is available in ROM 600.

As can be seen, having an R5 register of a single digit enabled digit control 602a-602d outputs a digit from 10 length complicates the transferring of the low and high order digits of the program code into an operational register 50a-50e. It should be evident that an eight bit register R5 65 would simplify this process; the method herein described is used because register R5 in the preexisting arithmetic chip 10 only has four bit positions. Modification to the above described instruction sequence for a calculator system having an eight bit R5 register 54 should be evident to those skilled in the art.

It should be also evident to those skilled in the art that 610 outputs selected timing signals to the various logic 20 this addressing sequence could be simplified if the I/O bus were used in lieu of EXT. Then, however, additional connections would be necessary to interface the second ROM chip 48' with the rest of the calculator system, thereby complicating the plug assembly for FETCH HIGH, UNLOAD PC and LOAD PC instruc- 25 interfacing chip 48' with the remainder of the calculator system.

Assuming that the inputted page number is available in ROM 600, the inputted page number is multiplied by two and the resulting address is loaded one digit at a FETCH and FETCH HIGH instruction, respectively, 30 time into program counter 601 via register R5 65, keyboard register 54 and the EXT bus. As has been previously discussed, the two program codes at that location and the following location in ROM 600 are read out thereof one digit at a time using a sequence of FETCH KRR5, KR→Adder, SHIFT, EXTKR, HIGH. FETCH, EXTKR, KRR5, R5-Adder, SHIFT instructions and so forth in the manner previously set forth for four digits. At this time, the four digit address of the first program code for the inputted page number has been loaded into a selected register 50a-50e. This process is then repeated for the next two program codes, which are loaded into another register, this address defining the first program code on the page immediately following the inputted page number. The difference of these two numbers is taken and stored and the address of the program code on the inputted page is then loaded one digit at a time into program counter 601 by generally reversing the above sequence and substituting the FETCH and FETCH HIGH instructions with LOAD PC instructions, thereby loading program counter 601 with the address of the first program code on the inputted page number. The program codes are then read out sequencially and compared with the inputted label, the calculator testing for a match thereof. For each FETCH operation accomplished during this label search, the aforementioned difference is decremented by one. If the decrementing difference becomes equal to zero before a match is found, the calculator generates an error condition inasmuch as the label being searched for does not exist on the particular page inputted by the operator. Once the inputted label is detected, the outputted program codes are loaded into program counter 54 which in turn is used to address main ROMs 20a-20c when a PREG instruction is generated telling main ROMs 20a-20c to branch on the address being outputted on EXT. The microcode at that address is then read out in the usual manner to accomplish the function indicated by the outputted program code, that

8 or 9 if control is to be passed to the constant ROM

sequence of events taking between fifty and several thousand instruction cycles, for instance. At the end of this sequence of instructions, a flag is tested to determine whether another program code is to be read from second ROM 48, or whether a program code is to be 5 read from the program code storage area in RAMs 14a-14c, whether a program code is to be read from the aforementiond constant ROM area in double SCOM chips 12a or 12b or whether the calculator is simply to await another keyboard input by the operator. This flag 10 is a memory on one of the double SCOM chips; the control of which the above-mentioned elements control calculator operation will be subsequently discussed. Assuming control is to be directed back to second ROM 48, FETCH and PREG instructions will again be issued 15 to cause the calculator to branch to the location defined by the subsequent program code in second ROM 48. This process will be repeated until a RETURN program code is loaded into keyboard register 54, and main ROM 20a-20c branches to the location defined thereby; 20 there instructions transfer control back to normal keyboard inputs and the display is activated with the contents of register A, unless of course, the above-mentioned 2ND, PRGM, page number, label key sequence 25 occurred as a separate chain in a user inputted program in RAMs 14a-14d, in which case, control would be then returned to the program thereat.

It has previously been indicated that after the page number has been inputted, a label search is commenced on that page by inputting an appropriate label, i.e. either the labels A-E or A'-E' or the subroutine key (SBR) combined with a non-numeric key (indicating that such key is being used as a label) or a three digit number (which is treated as a relative address, as aforemen- 35 tioned). It should be appreciated that data may be entered into the memories, including the display register, after the page number is inputted and before the label or relative address is inputted. In fact, many of the programs in the embodiment of second ROM 48 pro- 40 grammed according to Table VIII assume that the number in the display at the time the label is inputted is to be used during the execution of the program identified by the label.

Referring now briefly to FIG. 19, there is set out the 45 utilization of the sixteen registers on the two double SCOM chips 12a and 12b. Each register can store up to sixteen digits, each of which has four bits, of course.

Registers 1-8 and 12, as well as digits 1 and 2 in register 13 are reserved for heirarchy control, although registers 1-8 may be addressed from the second ROM using the aforementioned heirarchy address program code.

Register 0 is reserved for: (1) ten user flags, (2) the RAM/Constant ROM Program Counter and Program 55 Source Flag, (3) last key entry and (4) a fixed point display indicator. The Program Source Flag in digit 3 and the digit 15 flag in Register B 53b (FIG. 3a) define where calculator control is to be passed after the present set of instruction words from first ROM 20 are 60 executed. If flag B 15 is set, then the calculator is under control of a program either in (1) RAM's 14a-d, (2) second ROM 48 or (3) the second ROM portion of the constant ROMs on double SCOM chips 12a or 12b. If flag B 15 is reset, the calculator is under normal keyboard control. The program Source Flag is a 0 if control is to be returned to RAM 14d-d area; a 1 through 7 of control is to be passed to second ROM chip 48'; or an

Registers 14 and 15 are utilized to permit superroutining of the programs in RAMs 14a-d or in second ROM chip 48'. Thus after control passes to the element specified by the current program control flag, the stack implemented by registers 14 and 15 is popped and the location and new program control flag previously in level one thereof is inserted into digits 7-3 of register 0. Of course, when the number of superroutine levels in the stack is one or greater, as indicated by the number in digit 0 of register 15. The stack is pushed (i.e., another level of superroutining is added) when (1) a function stored in the constant ROM area (e.g. P-R) is encountered; (2) a label is encountered (e.g. A-E or A'E'); (3) a subroutine program code or key depression followed by either a three digit address or a non-numeral label address (which initiates either a branch or a label search in the element presently controlling operation and if the second ROM chip 48' is the controlling element, the label search is limited to the present page); or (4) program codes or key depressions for 2ND, PGM, and then A-E' or SBR and label (e.g. SBR X2 or SBR =) or SBR and a three digit relative address (initiating either a label search on the indicated page or a branch to a specific program code on that page whose address is determined by adding the relative address to the address of the first program code on that page). As can be seen, six levels of such routines may be employed in this embodiment, with digit 0 of Register 15 indicating the number of levels actually being utilized at any given

Register 13 stores the addresses of the useable data storage area in RAMs 14a-d, which may be varied or reconfigured by the operator inputting appropriate OP codes, as previously mentioned. Digit 0 of register 13 contains a flag indicating whether angular results are to be provided in degrees, radians or grads.

Register 11 is used as the T register, for the comparisons made in the "conditional go to" program codes, while register 10 stores eight program codes during operations under RAM 14a-d or constant ROM control, at which time the eight programs stored in a constant area or register in RAM being accessed are temporarily stored in register 10 to simplify the extraction of the program code to be used to address first ROM 20.

Register 9 contains the old and new page numbers which allows the user to change pages easily. Register 9 also contains information about the program size, size of the RAM and also the program's security flag, which may be stored in second ROM 48, if desired, as forementioned.

Referring now to composite FIGS. 18a-18i, there is shown a detailed logic diagram of second ROM chip 48'. BCD ROM 600 is implemented as a conventional virtual ground type ROM of the type disclosed in U.S. Pat. No. 3,934,233, entitled "Read-Only-Memory For Electronic Calculator", which issued Jan. 20, 1976 and is assigned to the assignee of this invention. Decoders 620 and 621 used in addressing ROM 600 are important features of this invention which permit ROM 600 to be addressed using BCD data without wasted space within ROM 600. The decoders heretofore known in the prior art, such as those exemplified by U.S. Pat. No. 3,934,233, decode either binary, octal, or hexadecimal data, as the case may be. These decoders may be used with a ROM to decode BCD data, of course; however, in that case, large portions of the ROM would go un-

22

used inasmuch as hexadecimal numbers 11 through 16 would be decodable, but have no need to be decoded. Using the addressing scheme herein disclosed, permits the addressing of ROM 600 with BCD data without the wasted space within the ROM which would otherwise 5 result with conventional decoders.

ROM 600 is implemented as a 5000×8 bit array for storing 5000 eight bit program codes, the addresses thereof being the BCD encoded numerals 0000-4999. These four numerals are stored in program counter 601. 10 Decoders 620 and 621 are able to decode these 5000 addresses without decoding the non-BCD codes often seen in the binary data contained in a register such as program counter 601. As will be seen, the ROM metal line decoder 620 uniquely decodes the one of 125 metal 15 lines while the ROM difusion line decoder 621 decodes one out of forty difusion lines for each bit in a program code. Inasmuch as 125×40 equals 5000, 5000 program codes in ROM 600 will be uniquely identified by metal decoder 620 and difusion decoder 621.

Metal decoder 620 comprises a plurality of one of five decoders. These one of five decoders are provided in a three level cascaded arrangement inashuch as $5\times5\times5$ equals 125. Referring to dashed lines B1-B5, it can be seen that the dashed line B1 encompasses a one of five 25 decoder, as do references dashed lines B2-B5. The inputs of one of five decoders B1-B5 are connected to the outputs of one of five decoder C1, all of which are used to perform a one out of twenty-five decode. One of five decoders C2-C5 are identical to one of five decoders 30 B1-B5. The five outputs from one of five decoders C2-C5 are each coupled to one of five decoders like B1-B5 (not shown) for providing the decoding of metal lines 26-125. The inputs of one of five decoders C1-C5 are connected to the output of a third level one of five 35 decoder identified by a reference line D. The B level decoders (e.g. B1-B5) are responsive to the A1-A3 bits outputted from program counter 601, while the C level decoders are responsive to the A7-A5 bits and the D level decoder is responsive to the A9-A11 bits from 40 program counter 601. The remaining bits, (e.g. A0, A4, A8, A12, A13, and A14) are decoded by diffusion decoder 621, for providing a one out of forty decode. Diffusion decoder 621 is divided into eight sections 621a-621h for addressing the eight bits of the addressed 45 program code. As can be seen decoder section 621a has one output line (P_0) one ground line and 39 intermediate diffusions, inasmuch as ROM 600 is of the virtual ground type. Decoder sections 621b-621h are identical to section 621a, but output the P₁-P₇ bits of the program 50 code

It should be evident that decoder 621 performs a one out of two decode for address lines A0, A4 and A8 and performs a one out of five decode for address lines A12-A14. It should be evident to one skilled in the art, 55 moreover, that other configurations of decoders 620 and 621 could be utilized. For instance, metal decoder 620 could be arranged to perform a one out of 250 decode by doubling the size of that decoder and adding a one out of two decoder of line A0, for instance, in front of the D level decoders, while diffusion decoder 621 would perform a one of twenty decode by deleting the A0 address line 0 and collapsing the size thereof by deleting the odd numbered diffusion lines.

It should further be evident to those skilled in the art 65 that similar BCD only addressing schemes may be used with other sizes of ROMs. For instance, a 7000 word ROM may be BCD addressed with an one out of 250

metal decoder $(2\times5\times5\times5)$ and an one out of twentyeight diffusion decoder $(2\times2\times7)$. As can be seen; the numbers in the parenthesis are the prime number factors of 7000

Diffusion decoders sections 621a-621h output the P₀-P₇ bits of the program, respectively. The P₀-P₇ bits are outputted serially on external during state times S₃-S₁₀ in response to a decoded FETCH instruction while bits P4-P7 are to be outputted serially on external during S₃-S₆ in response to decoder FETCH HIGH instruction, as aforementioned. The Po-P7 bits from decoder 621 are connected to bus 623 when strobed by shift register 622 beginning at S2\$\phi\$2 for the P0 bit and when enabled by logic 607a in response to a decoded FETCH instruction. Bits P₄-P₇ are conducted to bus 623 starting at state time S2φ2 when strobed by shift register 622 provided logic 607b receives a FETCH HIGH command. Bus 623 is coupled to the EXT line via external output buffer 624 when enabled by external output control 608. Control 608, in combination with logic 625, couples bus 623 to buffer 624 in response to either a FETCH or FETCH HIGH command. The data on bus 623 is one-half bit early due to a one-half bit delay in buffer 624.

Program counter 601 is provided by a 15½ bit shift register, comprising thirty-one inverters. The other half bit a delay occurs in the one bit adder/BCD corrector 604, thereby providing sixteen bits of storage for storing four BCD numerals. The least significant digit in program counter 601 is loadable from a four bit serial numeral appearing on EXT during state times S₃-S₆ via digit control 602a in response to a LOAD PC command. As can be seen from FIG. 18, digit control 602a inserts a new digit in the least significant digit position in program counter 601 by coupling the data on EXT to inverter 626 and open-circuiting transfer gate 627 connecting inverter 628 to inverter 626. Inverters 626 and 628 are two of the thirty-one inverters in program counter 601. Digit control 602a also outputs to bus 629 serial data stored in program counter 601 when enabled by digit strobe 603, the digit appearing on line 629 being one-half bit early compared to the time at which it will be outputted on EXT in response to a decoded UN-LOAD PC instruction.

Digit controls 602b-602d are identical to digit control 602a, except that they are connected to program counter 601 at appropriate places in the shift register therein to interface with the next to the least significant digit through most significant digit positions during the S₃-S₆ state time period. Bus 629 is connected to external output control 608 which functions in combination with logic 630 for conducting the BCD digit outputted from the enabled digit control 602a-602d through to EXT during S₃-S₆ in response to a decoded UNLOAD PC instruction. Bus 629 is one-half bit early compared to the data on EXT, because of the one-half bit delay associated with output buffer 624.

Digit strobe 603 is comprised of a four bit ring shift register counter for sequentially enabling one of the digit controls 602a-602d. Shift register 603 advances in response to a LOAD PC or UNLOAD PC command by logic 631; shift register 603 for enabling the LSD digit decoder 602a in response to a decoded FETCH instruction by a logic 632.

The four digit BCD number stored in program counter 601 shifts through program counter 601 and from the output thereof back to the input thereof via the one bit adder/BCD corrector 604 each instruction cy-

cle. The contents of shift register 601 is coupled to thirty ROM address buffers 633 during $S_{15}.\phi2$ through $S_0.\phi1$. The output of the thirty address buffers 633 provide the A_0-A_{14} and $\overline{A_0}-\overline{A_{14}}$ outputs to the metal decoder 620 and difusion decoder 621. Only fifteen stages of the shift register in program counter 601 are outputted to ROM 600 via buffers 633 and decoders 620 and 621, inasmuch as the most significant bit of the most significant digit in program counter 601 need not be decoded when the largest address is 4999. It should be 10 evident to one trained in the art, however, to utilize the outputs of all stages and to increase the size of the aforementioned decoder 620 or 621 to accomodate extra address lines for using larger addresses than 4999.

One bit adder/BCD corrector 604 is a single bit. 15 serial adder that adds one to the stream of for BCD digits circulating through it from program counter 601 in response to a decoded FETCH instruction. During NON-FETCH (including FETCH HIGH) instuctions, the four BCD digits circulate through one bit ad- 20 der/BCD corrector 604 without the add one operation being performed. The one bit adder/BCD corrector 604 does a "look ahead" at the serial stream of data exiting from program counter 601 in order to determine if BCD correction is necessary when an add one operation is to 25 be accomplished. When corrector 604 receives the least significant bit of a digit, it is also provided with the most significant bit of that digit for the "look ahead" operation. Corrector 604 is also provided with a clock signal, BCD CORRECT, for indicating to corrector 604 when 30 the least significant bit of a digit is being received thereby. If during this time period the least significant digit is being inputted and a FETCH instruction has been decoded, one will be simply added to the least significant digit unless the first and last bits of that digit 35 are both a logical one, (i.e., a decimal nine has been outputted), then in lieu of adding one, which would form the illegal BCD code 1010, a 0000 is outputted from corrector 604 in the corresponding four state times and an add one operation is accomplished on the next 40 more significant digit via carry circuit 633 in corrector 604. Should that digit contain a nine, the above operation repeats and, if not, a one is added to that digit.

In one bit adder/BCD corrector 604, adder gates 634 perform the add operation when a one is outputted from 45 add one insertion gate 635 unless inhibited by gate 636. Gate 635 is responsive to a decoded FETCH instruction and state time S15\phi2 for inserting a logical one into adder 634 in the least significant bit of the least significant digit or for inserting a one in the least significant bit 50 when enabled by carry circuit 633. Gate 636 is responsive to a decoded FETCH instruction, the A₀ and A₃ bits from program counter 601 and the output of gate 635 for generating four logical zeros when a BCD nine is to be incremented during a FETCH instruction. Gate 55 636 is enabled by timing signal BCD correct at S₄φ1, $S_8\phi 1$, $S_{12}\phi 1$ and $S_0\phi 1$, the BCD correct signal being delayed 1½ state times by a logic 637. Thus once gate 636 outputs a logical zero disabling the output from adder 634, that condition remains for four state times 60 until the BCD correct signal is again generated from PLA 610. Carry circuit 633 is responsive to adder 634 for generating carries within a digit and to gate 636 for generating carries between digits.

The state time generator 609 comprises sixteen state time drivers, the first of which is responsive to a timing signal on IDLE for sequencing the state times generated thereby with the state times generated on the other chips in the calculator system. The outputs from the sixteen state time drivers are supplied to a PLA 610 for providing various timing signals used, for instance, for outputting the program code during S3-S10, receiving and outputting single digit addresses during S3-S6 and the like. PLA 610 also outputs in serial fashion four serial trains of digits mimicking the LOAD PC, UNLOAD PC, FETCH HIGH and FETCH instructions which are outputted from main ROM 20a-20c or IRG. Of course, IRG also transmits many instructions which are not decoded on chip 48'.

These four serial bit trains are supplied to four serial instruction decoder circuits E1-E4 in decoder 611, along with the instruction words appearing on IRG. Each decoder in serial instruction decoder 611 performs an exclusive OR function on the data from IRG and one of the bit trains from PLA 610. If the exclusive OR function is satisfied for all bit positions of the instruction word (indicating that there was a match between the instruction word outputted and the bit train from PLA 610), then either a LOAD PC, UNLOAD PC, FETCH HIGH or FETCH instruction has been decoded, depending, of course, on which bit train is provided to the particular decoder for which the exclusive OR function was satisfied. Cross-coupled gates 638 perform exclusive OR function and discharge NODE 639 when a mismatch occurs anytime during the exclusive OR operation. The decoder circuitry encompassed by reference lines E2-E4.

It should be remembered that in the calculator system disclosed, an instruction is normally decoded during one instruction cycle and performed during the following instruction cycle. Inasmuch as the UNLOAD PC. FETCH HIGH AND FETCH operations output data on EXT and considering that the keyboard register 54 in arithmetic chip 10 must be sensitized to input this data by a EXTKR instruction, the data to appear on EXT from chip 48' must appear one instruction cycle later than the normal instruction cycle for executing decoded instructions. That is, the FETCH, FETCH HIGH and UNLOAD PC instructions result in data being outputted on external during the second instruction cycle following decoding. ROM 600 is a relatively large ROM, so for FETCH, or FETCH HIGH instructions the precharge cycle begins during the beginning of the instruction cycle immediately following the decoding of the instruction (by the FETCH M1 and FETCH HIGH M1 signals) whereas the conditional discharge occurs about one instruction cycle later. Thus ROM percharge circuitry 640 is responsive to FETCH M1 and FETCH HIGH M1 whereas the logic 625, 607a, 607b. add one/BCD corrector 604, logic 632 and the like are sensitized to delayed FETCH instructions FETCH M2 or FETCH M10.

I have described my invention in connection with certain specific embodiments thereof. It is to be understood that modification may now suggest itself to those skilled in the art and that this invention is not limited to the specific embodiment disclosed, except as set forth in the appended claims.

TABLE IIa

									IAD	TE 11	a							
HEX ADDRES	CHIP	INST	RUCTI	ON WO	RDS+													
		<u> </u>																
0000	THESAZ																9477	
0011	THCSAZ																4477	
0022 0033	TMC582																1845	
0044	THESAZ																1840	
0055	TMC582																TOTE	
0055	THESE																ICOE	
0077	TME 582																1806	
0098	THESAZ																1906	
0044	TMC5R2	0041	1836	0487	0080	1 A E 4	0487	TAED	0427	193E	1DF	1807	1E94	1437	1012	1 F F 4	1FF6	0410
0044	TMC582																1FC0	
0099	TMC582																1644	
0000	TMC582	1034	1105	1446	TEE	1504	1844	1504	1856	15.40	1432	1 F 4 A	IEMA	IFER	IRFR	1941	1FFE	1580
0000	746265																1FC0	
00EE 00FF	TMC582																1987 1842	
0110	TMC 582																4505	
0121	THCSHZ																0111	
0132	TMCSAP																0045	
0143	TMCSAZ																TATE	
0154	TMC582																0404	
0165	TMCSR2																1412	
0176	TMCS82																0131	
0187	146285																1672	
0198	146485																09F0	
0149	140582 140582																0000	
0108	THCSAZ																0121	
0100	TMC582																0640	
DIED	TMC592																0407	
DIFF	TMC5#2																1804	
050E	THC5H2																0007	
0550	1 FC 5 R 2																rjan	
0231	TMC582																1032	
0242 0253	TMC582																1806	
0569	THC502																1417	
0275	THESAZ																0082	
0286	TMC582																DARE	
0297	TMC582																1063	
MASO	126245																1905	
0249	TMC582																0044	
4350	TMC5A2																0091	
0.5E.C	1MC582																1014	
02FD	TMCSAZ																0953	
030F	THC582																0048	
031F	THESAZ																0647	
0331	TMC582	0030	1006	0709	1004	095R	195A	DART	12F3	0980	1814	9850	1810	00#R	1804	0300	0.040	0909
0341	TMCSAZ																UE U 3	
0352	T4C582					_	-										1808	
0363	TMC582																1550	
0374	TMC582																0.2F0	
0395 0395	TMC542																0186 041F	
0347	THE 582																DAOD	
0348	THCSAZ																0002	
0309	TMCSAZ	0034	0000	1364	0010	1887	0011	0009	1874	0400	0026	1084	0099	0055	UEDO	1905	OOAB	0.048
0304	146585																0040	17AU
03E#	THESAZ				0073	1809	0447	1808	1FD6	ODDA	0008	1817	0001	1818	RADO	1608	0009	0497
03F.2 040n	TMC582	0755	0111	0415	0103	1015	0000	1850	0045	0042	1580	1500	0457	18 61	0033	0114	0903	0020
0411	140582	0022	1004	0021	የብኝር	IRIF	0680	1820	0041	0008	13PD	0400	0404	DADD	იეში	1003	0045	1666
0455	THC542	0033	0402	PARG	1007	OHRA	8090	0600	0029	1016	0010	1836	06PB	1804	0000	0090	1805	n C 9 4
0433	THESRE	1F12	0E 09	0012	1834	0058	U & 11 U	0000	1815	0300	1819	0060	0029	1040	0005	OFOA	9998	1953
Uuta	TMC582	0.300	1200	ADUA	1520	1017	0980	1807	LONB	095B	DEAG	0308	1811	0085	0051	OIDA	0467	0 4 1 8
0455	146542	0055	UCCU	0054	1F74	OARO	0.408	1300	nan1	0081	DANC	OAR7	DONE	1 F U A	0080	100	0447	0663
0464	THC582	0 / 4 7	06F3	P153	0427	046.3	7153	1007	0150	03117	0107 0107	1404	0000	1046	DARE	1117	1812	DAID
0477	TMC582	0153	0503	1810	0.054	0505	0050	1005	0051	1081	0081	0817	0002	1000	0417	02F3	0417	1862
0499 0499	TMC582	1584	0051	0080	0133	0005	110B	1486	IFFF	nane	1804	0306	0407	02F3	0111	CASE	0006	1011
0444	THESAZ	1548	1004	0.040	1023	DAAR	00A2	1929	5000	1F48	1FDA	0447	1C7F	0051	0406	0.3E.0	0103	0107
0449	THC5A2	2320	0121	DATE	0120	0007	0.400	0050	1847	1510	DARF	0111	1015	05DB	0457	PAF 3	1865	0071
0466	TMCSRZ	0107	0417	1045	0054	0000	0404	1887	9951	1464	0.00	0.5EU	0107	0104	000#	0107	0501	0007
0400	1 MC 5 8 2	0.412.0	0054	1CF &	OFD3	1070	14F1	1440	1 F F O	IFFO	DANC	0005	0619	1806	0940	0040	9040	0.404
0456	146582	1005	0213	0410	7409	0404	0405	1805	0 6 0 1	0619	1806	OC4A	0948	0050	1585	1044	1746	1024
QUFF	TMC582	1FC4	1909	1584	1979	1634	1057	1770	1440	1907	1000	1004	LYUU	1064	IENS	1405	IRF2	1900
0510	14C582	1050	1519	1460	105*	1000	1940	1010	1466	1 F D #	1004	ORI	1983	1403	FOR	1808	1801	LDDA
0521 0532	TMC582	1051	1451	1 6 2 4	IDAT	IFFA	1911	IFFA	1552	1430	18F1	IFDE	1443	1FEC	0427	GAAS	1F63	1927
0543	THC582	1 F Q 8	1053	1 F F A	0.050	1F01	nFPC	1705	0303	1591	0400	OOAR	1000	0 4 1 F	0903	0.6F3	0619	1690
0554	TMC582	กรุงค	0948	0 5 5 7	0.2F.D	0103	CART	02F3	00F2	0958	0958	OAIF	9050	0050	1004	0.2DE	00F8	0078
0545	THESAP	1435	2110	OOTA	1828	0437	OFFA	9840	1803	0640	1002	0709	0405	1016	1030	1800	0 4 4 B	0.605
0576	146545	0680	OFMH	1800	A P 4 A	0154	ARSO	0239	1874	0280	1056	ሳባፈጸ	0308	1600	10 10	1806	0000	0300
0547	THESAS	0709	1504	0032	0239	1018	0.054	1806	0404	1504	UH 0.0	1792	0058	1840	0448	0.504	1804	1004
0598	146582	0500	JROA	1800	1805	0059	1635	1806	0000	11101	1400	0406	0007	0013	0043	DAND	1804 1810	0800
0549 0544	TMC582 TMC582	U B B D	0040	1 - 4 -	0050	1606	7485	1345	0445	1790	0495	TEAD	0475	1808	OARS	0455	1834	0475
0508	TMC582	1828	0455	0445	1824	132F	0051	0207	0407	0.75 n	0101	0415	0.200	0309	1708	0404	1710	0.207
0500	140582	1997	DATE	4963	OAFI	0410	11ºF	1601	0465	0455	0445	1790	ባዕዞን	למטט	1551	1492	በልፍፍ	FFC4
05E9	THESRE	0445	1592	0080	2700	0082	1FQA	0427	02F6	07DE	17E4	1770	1E97	1F81	1100	6100	0100	0100
05FF	140582	0100	0100	0100	0100	0100	0040	1 F 74	0011	1FOR	1 E 4 1	13E1	LEC5	0610	1818	095A	1956	0953

TABLE IIa

									INDL	L IIG								
HEX ADDRESS	CHIP	IN	STRUC	TION	WORDS	+												
ADDRESS																		
060F	THCSRZ	0053	0053	071P	0053	0619	1806	0946	0000	0300		AAE 8	0008		4200			
0.950	TMC5#2	OOEA	1257	ROOM	1330	0006	0004	0211	CAGE	DADE	1005	0410	0400	0450	4834	1800	0036	160/
0631	TMCS82	0465	0475	1019	DAFO	0620	1800	0445	0455	DAAS	0475	1030	0000	0048	0480	1505	1966	0477
0642	THCSAZ	1828	0401	0005	0F24	0921	OATR	0005	0445	1010	0005	105-4	0000	05.34	ACRE	040*	1 4 6 7	1008
0653	TMC592	0213	0410	0409	DAFO	0820	1819	DAFA	0820	1816	0445	0155	0145	0475	1840	0404	2418	100*
0660	TMCSR2	0048	0948	0475	1816	0445	1813	0045	0060	0085	0001	0400	0005	1000	1604	(100)	0614	1000
0675	TMCSAZ	0485	0080	1004	0085	0090	IAIF	0000	AARS	AARE	1800	0000	0073	1000	1000	0000	1000	06.40
0686	THESB2	1806	DOAD	00P5	DOAR	1628	0410	OAFR	1824	0407	1000	0171	0445	0101	1000	0095	0.00	0045
0697	THCSEZ	0230	0639	1015	0400	ORFR	1798	0905	0F2C	DESC	V0DE	1695	0011	0040	10/6	0417	0.409	0216
0645	THCS82	1066	OAOD	0000	0085	DADD	0475	0445	0455	1500	0405	1,05	0501	1554	0050	0054	1/1/	M 309
9840	THESAZ	OAIF	0903	P4F3	0619	IFRA	0050	1786	COAR	0044	0013	1304	0000	1003	0100	0051	1003	1/73
0604	7*C582	0070	IRCA	0309	1806	DART	CCFO	0940	0980	0148	0100	0140	4104	1115	0407	0446	1177	0107
0608	THESEZ	0407	02F3	0111	DATE	0106	0105	OF PC	0105	1340	AADE	A	0.405	1145	1000	44.25	11/3	1 ***
OSEC	TMC582	1006	0445	JOAR	0111	DAGE	0131	IREL	0056	1000	0144	0404	0358	0033	1000	17873	1000	UABS
OSFD	THCSAZ	0032	1868	0010	1804	0010	IRF7	1010	HASE	AAAA	0104	0000	0074	0070	1075	0000	0005	0400
070F	THC SA2	1064	OCAS	1550	OFRA	0724	1800	1558	MIDE	0084	00100	1770	117211	10030	1200	0.40€	0160	0/29
071F	TMCSAZ	0105	0406	02F6	0114	0120	0919	0939	1080	ADAR	1305	0034	0030	1760	11110	1107	0.000	DADE
0730	TMCSAZ	0148	0022	0203	9148	DAGE	0000	0404	ACDA	0048	1004	0030	0504	0044	101.0	0027	1 1 1 1 1	0000
0741	TMC5A2	0320	0048	1144	OCCA	1940	0000	1811	BAAA	0.475	1810	0000	1514	0037	1012	4550	8080	0214
0752	TMC582	DADE	0144	0214	0164	0108	0100	0030	1742	OFAA	1642	1043	1043	1543	0014	1800	1408	1000
0763	THCSR2	0008	OODB	1969	0207	0309	0207	1814	0000	0070	0002	0004	1414	1000	0054	1700	0074	1000
0774	THC582	0013	0123	1F55	0445	DARS	0475	0455	DARE	1020	MADE	1831	1017	4700	0031	4447	9034	0124
0785	THESAP	017F	017F	nnFo	0408	02FA	0176	0407	DATE	DARE		1495	1033	0307	0445	1000	17817	0106
0796	THESAZ	1804	0055	0485	1804	0045	0408	0.2F.L	01 CA	1004	0175	0074	THEE	1004	0040	1-04	0000	0.000
0747	TMC582	TEDE	DATE	0506	DARF	0131	0107	OOCA	ODAR	1602	0040	1754	0406	0.445	0107	1078	7176	0040
07B#	THCSAS	0 4 0 4	0015	OAOD	1707	1606	0130	0007	0400	1807	0619	1604	0000	0048	DATE	0004	1600	0 4 3 0
0709	TMC5A2	1104	COPA	0080	0006	0000	1106	0470	ORFD	1818	0497	0.3E4	01.40	BASE	0404	04.75	1107.0	1000
0704	THESAZ	0053	0050	15ED	0440	DRED	1016	0098	1940	0107	DATE	4004	0131	0 = 1 +	0606	0675	1150	1005
97EP	THESRP	100#	0440	DAFO	1009	0497	PZFA	0131	DASE	0103	OFEF	ACTE	0008	8000	1874	0107	1170	0000
りてをと	146582	1106	9000	8090	0072		. •					00.72	2000	911174	1776	11,434	,,	UUUF
0800	THESES	0082	17F5	1 RF 3	0497	02F6	0107	0231	09F0	0107	2800	1097	1670	1085	0126	0404	12F6	0020
0811	T46545	0034	1400	1FF5	IFFR	0320	198F	0091	1FCD	1143	940 n	OODI	1EF9	0051	0020	1804	0099	DIDR
5550	TMC5A2	0609	1708	OFPO	0720	1500	0720	1500	0700	1868	0 4 3 F	0400	DADS	06F6	DADE	0400	BOAD	02FA
0833	THESAZ	0105	0.00	NAFD	1647	0008	0008	1800	0008	1262	0000	0005	1689	2040	0239	0231	READ	017E
0844	TMC582	1584	りょうしゅ	1FF7	0445	1404	DORS	0455	1804	0095	0445	1804	0045	0475	1804	0095	0231	0418
	TPCちR2	1000	1774	1742	DAAC	0547	1005	1F42	9900	1778	0000	0107	OAIF	0903	5000	16DF	OCF6	0105
	THCSAP	172H	1614	1EDS	0003	0953	0953	0953	PBP 0	1038	MAAT	09F3	0988	0024	1505	0983	DSC	1002
	T ~ C 5 A 2	U 0 P 9	0004	4464	92F3	0111	OATE	0103	8000	CAIF	0100	1806	0509	IROC	095B	0958	095R	0998
	T4C582	1004	0149	095A	0959	095R	0958	095R	0953	0453	0953	0953	0953	0993	000B	1004	0608	0053
	146285	0610	PACE	0101	0105	0069	0107	IDCF	1 FAE	0F21	1804	0099	0030	OOOE	9405	0026	4000	0009
	TMC582	GVOD	0059	1804	0031	00EA	0014	1686	0102	GASE	0100	0.049	0418	06F6	0445	1118	0088	1586
	TMC582	0467	UBER	D589	0500	159E	0090	0000	0000	1006	1628	1E60	095A	070*	1805	9698	0407	OATR
	TMC582	9070	0408	n PF a	OOPO	1710	OCEC	1F18	OCE4	1 4 5 0	0465	0404	1786	0080	1818	0033	1F74	IFNE
	TMC582			1 AD0														
	TMC582	1190	1790	0100	9100	0100	0100	0100	0100	0100	0100	0100	0100	0080	1804	0051	0030	0000
	THCSAZ	1115	0477	06F3	0689	IFFC	0090	11F1	06DB	IFOR	1631	0051	DAGE	DIDA	0100	0032	JO55	1937
	TMC582	9106	AGEN	0.5E.P	0004	0015	0050	11E7	0440	0720	1805	143F	0497	05E9	0131	OAJF	0102	OCSE
	TMC582	QC 7F	700A	BOOD	1050	0504	0939	1446	0303	1445	1FFA	IFFA	0060	0055	1FF4	0145	DAIF	0103
		1550	1760	0107	0103	1405	0107	0467	0.450	0107	00F5	0005	0045	0457	OAIB	OAOD	0053	0050
	THESH?	17[4	404	1F70	194M	0030	1100	0709	TARA	OF ON	0009	DFOO	1106	0644	0051	1 A 7 F	0708	0031
	TMC5H2 TMC5H2	0.00	0449	1FQF	0.50=	0504	17=5	0055	1758	0050	1804	0011	0477	0418	18AD	0050	1004	0711
	126592	0.57	0.405	0108	0005	0031	0.704	1444	0107	0176	PAD7	02F6	0151	DAJF	0103	0102	DE48	1572
	146525	11131	0.000	0101	dAns	1172	09CA	0700	[] 5.4 F.	1005	0709	1600	0000	0477	06F0	0300	49 n G	ARSD
	146582	1004	0.455	P \$ P Q	3151	U1707A	1000	1815	1107	TAAT	0485	1457	0495	1F93	4475	0445	1861	7665
	THC 582	1000		0495	****	1460	1004	0000	1751	1000	7440	0005	0065	0095	HJOD	130 ^R	n A TD	7845
	THC582	1047	0845 6560	144F	***	1300	18/5	1004	0145	1780	0455	1405	2800	0106	1050	IROA	932C	1070
-	146245	1504	0155	1773	0007	0024	1241	0020	0035	1111	0033	0023	1787	0455	15F4	0475	1700	0465
	TMCSAZ	1-04	いきつき	1514	110 M C	1630	1845	0495	0475	1035	(7AA7)	1843	0 A 8 5	1636	0455	IUTE	0445	IDFF
	1-1.502 1-0582	01121	1750	1055	04.06	0376	1505	0040	1221	0000	1013	0.046	OC 7E	9564	0058	1 4 37)	1756	1557
	146245 146245	OC 4 #	1720	1805	7(141)	110115	45 40	INDE	"C 53	OC 40	9540	1804	0048	0031	0724	17F7	C () 4 A	4450
444.5	1.1345	0014	11.05															

TABLE IIb

HEX ADDRE		P, IN	NSTRU(CTION	WORDS	; +												
				1PF7	IRFQ	1850	IRFO	IRFF	1001	199F	11 05	1800	1FR6	0303	1FAC	0099	0051	1895
040F	TMCSR3	17DF	1FE6	100P	1F7C	1844	1005	1817	nnEa	1656	0041	1 FDE	0549	DC4A	0509	0140	1004	0427
0450	THESAS	0.560	COOR	ODOR	DEGR	0106	0048	11F6	0090	4910	1722	0070	1762	0107	0051	1092	0000	00F1
0A31	TMC583	0106	0012	0406	りつぎん	1081	DEDB	1085	0107	DAFT	09F0	0940	0000	0467	02F3	0082	0477	0150
0442	TMC5A3	0101	MASE	0600	0040	0040	1034	0110	0107	0102	CATE	0106	0C78	0940	0201	09F6	0986	DAGE
0453	THC583	0131	1946	Chaf	9579	1540	0309	BOOD	1004	OODA	0009	0009	1810	0467	ngF.	0589	0500	1006
0464	TMCS83	9000	იიცი	0140	1002	DOAD	0041	1791	0041	1009	0054	0107	0091	1457	0465	1F07	0445	1768
0475	TMC583	1 F 9 9	0082	0465	0455	1189	1F93	0070	1354	0485	0475	1016	0445	1530	0495	LOOF	0445	1514
0484	14C583	0455	1806	0445	1781	DOAR	114F	ODAD	9042	1804	DAAR	0001	0107	DADE	DEFA	0407	0418	11110
0497	THESAS	1808	0495	1018	0075	0445	1804	0065	0495	1804	0055	DARS	1804	0005	0404	0250	0140	1057
RAAD	THCSA3	0030	1804	0700	0948	0022	0148	0202	0148	0204	nran	0040	0.ADF	1824	OFER	0548	1816	orer
0489	T40583	0090	PCF3	0.00	1809	0102	0088	0102	0094	1802	6F29	IRID	00.64	OFAR	DENG	1810	0610	VEVD
DACA	T4C543									1087								
OADR	TMCS83	0210	0140	0910	1099	0400	1841	153F	OCHA	1245	DESC	1807	0064	0C7E	0F29	1808	DEDG	1806

TABLE IIb

30

CHIP INSTRUCTION WORDS+ HEX ADDRESS 0040 0308 060A 060A 060A 0014 1010 0403 0408 0624 1525 0664 0700 1809 0032 0440 0700 1818 06603 0602 1567 0107 0001 0427 0150 0660 0140 0107 0072 0064 1403 0044 0004 1661 0445 1250 1406 1645 1560 1406 1645 1652 0042 1514 1772 0153 0153 0153 0153 0163 1034 TMC5A3 DAFC 1FC7 0107 0001 0427 01F0 06F0 0140 0107 0072 00C9 1C46 1F92 1867 18F1 10F4 1F52 0042 1F14 1772 0153 TMC583 OAFD THCSA3 ABAE 1093 1F06 DAGE 1F02 1F00 1EFE 1FFC 1FFA 1FFR 0720 0021 0002 0720 1010 OCAC 0100 1ED6 ORIF 0107 0471 2001 1811 NEN9 1806 0485 180F 0407 8040 0020 1F51 0009 TMC583 1807 0048 OCSH OFOR 0304 OFAD 1804 0485 0487 0427 02F0 0485 0455 0447 1804 1004 1804 0300 1.014 0445 0841 THESAT 1428 1EA3 1FS7 17AF 1749 0A85 n2FA 0131 DA1F 0000 0131 040F 0101 12FA 0475 THC 5A3 OAF 7 0008 0852 0131 041F 0906 0976 0.2F.6 1367 00H3 PARE FROM 0950 OLGO DADT THESAT 11DB 0465 1264 0445 0901 0140 THESAS 097F 097E 1525 0475 1804 0903 0348 0148 0509 010E 1682 0640 0427 097F 097F 0874 BAFA 059E 0676 0076 0148 1865 0500 THESAS ngFA 0988 0C48 0508 1690 0500 1805 0400 0688 0418 0465 1804 0045 0475 0148 0148 0804 THESAS ADDA IDOA THC583 1804 0095 DAUS 1804 ONRS DARO DAIR DIDE 0105 01E4 01D5 1660 0009 09DE 0076 0076 0973 DB47 0004 1791 0939 1537 0009 01DB 04F7 02F6 0131 THOSAS 0953 0102 0980 0102 0131 0A0F 0111 0008 1FDR 0107 0108 0107 104F 1F79 0107 104F 1F79 1FP6 02F3 0219 0603 0497 01F0 174C 1477 02F OBCS THESAS DADE CIT THESAT 0131 0A1F 017E 017F 017E 017E 09R9 1010 0903 0148 0148 0509 010E 16RA 0140 0421 ORDA 0906 0988 0148 0508 058E 0676 0076 1644 0140 0306 04F8 0181 0111 1ERF 1660 1582 09F6 1F88 ARER T#C583 06F6 TMC583 0100 0100 OBEC 0100 041F 01D6 OOFA 0100 0100 0239 0000 0100 02F0 0100 0100 0100 0100 0148 040F 0131 0048 142E 0102 1FC3 0002 0939 1863 0508 104F 161C 0048 1FAR 9102 0180 0102 09F6 THESAS 1EF7 0148 0101 0C11 DAGD 0102 017F 0109 1834 0070 T40583 090A 0140 0699 1808 0475 16RE 1806 0639 1578 1040 0001 1CFF 0485 0105 0447 0653 0621 OCF 4 TMC583 CAOD 181E 1032 0000 1012 0400 0465 0033 0175 NAME ARES DADE 0111 06F3 0530 0000 DASE 0103 0231 0105 1073 0044 OCDS OC89 171H ODOO 041F 09D6 0.2F4 032C 1805 OCRR GAGE OCUR THC583 1364 1801 0555 108F 0080 0908 0008 1805 1004 0091 0107 1027 0148 0.500 0800 0000 1000 0107 0066 1650 0090 BORL ONCH 1E69 OIDE 0000 1499 THC583 0309 0C77 DOT1 DATE 1APR DASS 1F95 0CD2 1F95 0F24 0084 1805 0080 1E96 010C 0030 nED3 1F97 0E09 6048 0720 0108 149D OCAR 0007 0099 OCSH OC19 100F OCAC 01A3 00B0 ON22 OCEA OC98 1AFF OOR0 1898 1804 0406 0030 0004 1004 1403 0064 TMC583 OCRO 0099 1805 1830 0400 040C 0418 14C3 0455 1783 1E20 0054 01DC 0107 ... THESAN 0000 1823 0020 0107 1800 0081 1811 1CAF 0495 1618 0465 0A75 1046 1643 0A75 0465 THC583 1042 0008 1850 9000 09F0 0066 1E48 0455 0445 1AFC 0ASS 12AE 0082 očer THESAT 1835 0445 1440 1859 1018 1531 OOF DADE 167F 1831 0403 1986 0004 0465 0455 166D 040D TMC583 1841 0455 0000 10F4 052C 0467 09F3 15FC 0105 0108 0239 THC583 0005 0005 DADD 1829 0445 0060 NC48 0320 1811 0000 1804 0F36 0CR0 ONCO 1804 0F36 0CRO OFOA 0404 0008 0320 0520 1008 0CP0 0E24 1809 TMC583 OCEF 0455 0CDS 1061 10F2 0008 0004 16FD 01D7 162F 1F70 0497 02F3 1467 00E1 0031 0010 9403 0458 0619 1216 0049 8880 0410 0410 0410 8040 1CF2 0111 0A1F 0603 0041 THC583 1531 0021 1 DaF 1594 0 2F A 1473 0107 0906 0407 02F6 0131 041F 0900 0148 097F 047E 097F 097E 0969 1E61 0000 0148 0148 0032 14AC 0192 18CF 1F83 0AF7 02F4 0121 0308 1807 0C48 032C 1805 0300 0186 0A47 02F0 0C48 0C48 0C76 0308 1809 0615 0043 THESES DATE NODA 0076 0121 6946 0457 0250 0299 1042 0304 0308 0054 TMC583 0106 0084 0121 PARE 0131 0320 0121 CASE 0131 0404 0108 TMC583 DATE DODO 0104 0065 0131 0404 01D2 02FA 0131 0A1F 1022 0176 00F6 0R09 0070 0107 0630 0107 0000 0108 017F 0107 0 D 7 6 TMC5A3 0121 040F 100C 02F6 0239 0206 09F0 0D0E 0939 0508 1808 04C7 09F3 THOSAS ICIP BAET IFSC DATT OD87 1808 1988 0940 040F 0101 8000 BOR 5000 0467 0CF6 0100 0948 0437 0950 THC5A3 OASE ODGR 1800 0176 0176 0176 0930 04F8 0181 0100 0048 1710 0640 017E DAZE DADE DADA 19F6 0008 1FA7 0427 PAF 0 0049 TMC583 1710 0105 0075 1004 0508 0467 09F6 1002 0140 0054 10F0 0208 04F7 02F6 0131 TFC583 0105 0309 01DF 0646 OCD3 0131 0A0F 0111 0107 1108 1F3D DATE 150583 ODER 1050 5000 1007 0C30 0447 9451 0508 0467 09F6 1280 1F8E 1808 0983 0121 040F 0111 032C 0121 041F 032C 0121 040F 0072 0309 010E 0106 0000 DADE 0131 0099 0008 1808 0308 0058 0040 1804 000A 0107 1840 TMCSA3 0040 ODED 1870 0098 1867 0080 1015 0107 0477 TMC583 TMC583 TMC583 1F25 0029 1904 1076 1908 0ED4 0034 0107 0404 0447 02F6 0131 041F 0106 0300 1902 1900 ÒENE TOPE 1884 IREC 1F2A IBEB 1F20 18F0 1778 0467 1914 1442 0445 1F73 1297 1984 1AF0 1 = 24 1522 0F 20 1ACC 1FOR 1FER 1BAR 1RCR 1FF4 1F02 1F00 18C0 1FE0 1840 0107 1880 THCSH3 IADO TACE 1F04 IAAF 1662 1050 0007 0400 0054 1F14 0001 1890 THAF TRAC DF 42 THESAS THE SAS THAT THEA 1888 1886 1840 1882 1880 0089 041F 0000 DAGE 0075 0148 1ECR 1F30 10AF 1876 184E SFAA 0E53 1850 1810 1841 THC583 BORT FROD 1864 182F 0009 1832 0100 0051 1860 0105 0092 0004 0052 0002 1830 182E 182C 1EAR 180C 1E48 1808 1FAB 0107 041F 0051 1825 019C 0148 0148 0105 0184 180F 1848 1834 1416 DE 75 TMC583 1810 180E 1F44 1664 1004 0080 1848 0080 1580 0219 1342 017E 0308 THC583 1929 1924 1822 1820 1014 0051 1956 0910 0000 1097 0100 0F 97 THC583 1804 1802 0082 0040 1000 0939 1407 TMC583 0670 DADE 0408 09F0 02F6 0D08 aras 9000 1111 080E 0437 BAUT ONFA DEAR 02F6 1C03 00R9 0A1F 0100 094R 1906 0504 0948 0105 017E 017E DAIR THESAS 04F6 0000 0139 1806 1E60 0901 OFRG 0637 0306 0308 01DE 1285 00H1 0901 02F6 1809 0130 0D09 100E 0038 1487 DECA THCSA3 0181 0106 0475 0148 1632 0308 1547 0019 1810 0447 0253 0289 1808 0400 017F 0140 CAFR 017F 0468 0400 0085 0020 1804 0468 0448 0100 0100 0100 0100 0100 0100 0475 0019 0045 0700 1814 DEFC DAOF U101 0089 0040 1105 0048 177F 0408 02F6 0201 0418 0455 0465 0231 1005 0488 0404 0455 1400 0400 16AC 0939 2010 4000 0002 0050 160F 1865 0100 0100 0100 1014 0A1F 0100 0948 0008 0008 0008 0099 1843 0140 0646 0076 0AFR 0181 140583 0100 0940 THESAS OF OF 0140 0646 1FAF 1700 0100 T#C583 0A01 040C 049A 0F 30 THE 583 0418 1590 0440 OREF 0108 1F96 1019 1F55 DAOR 1019 OAFR 0181 0477 02F0 0090 0092 1605 00C8 0050 0005 0475 1804 0085 1498 0000 0140 0106 05 41 1800 197F 0239 1983 00E5 00F5 1804 00H5 0231 0418 0239 017F THC583 15EP DAGE 0085 0231 041A 0 4 0 C 0120 0633 040F 0111 0406 07F0 0404 0400 041F 0100 1844 0140 0015 00A5 CA55 0F63 THESAL 041F 01D0 004F 1F20 0F00 0111 0A0F 0107 0A03 0000 THESES 0107 0497 02F3 0111 0101 0400 1FFA DAUT CAFA 0135 GATE G900 0948 0045 DERS TME SA3 0303 0AFA 0181 0131 1688 OPFD 1000 0455 0400 0 4 4 0 1344 AGAR ACAA 140543 0944 081B SFAL DAIF 0100 0700 DADE CIOI 05 96 06F3 0948 09F0 0940 ONA1 0001 1CEF 1084 176F 0497 02F3 0111 041F THC5A3 0040 0091 0100 0 F A 7 0960 0111 040F 0101 1ED3 1749 0107 0080 1664 0407 02F0 0101 041F 0900 0948 0948 0959 0908 0040 0040 0948 02F0 1351 1F00 1F4C 00CF 00F0 1010 0023 0457 0053 0053 THE SAS DERA ÖFC9 TMC583 0148 0148 1014 0008 OFPA THESAS DATE OCDS DAFR 1FC4 0164 0663 0C53 03D3 0416 02F6 04FR 0191 TPC583 OCDA 1FR7 0064 0141 OFFR TMC583 TMC583 0131 0105 1F50 1F40 0404 1F4C 1EED 1 F a 4 1620 1 F 3/1 1000 1040 1F10 1570 1F2E 1EFE 1F2C 1F26 1F04 1F22 1FPO 1F16 1086 011 THESH 1510 IFOR JF14 1FOC 1F1C 1F1A 1 F 0 4 IFFE 1662 IFFA 1EE2 1FF# 1FF2 1FD2 1 F F F TENA LEDA TMC583 1022 1EDA 0176 1FRC 1FF# 1 FAF THESAS 1FSR JED2 1652 1ECA IEFA 1FUC 1EC2 1F46 1FRA 1F94 SEDA 1033 1EE6 1F9A IFFE 1FC6 1FCF 1FRA 1598 1044 TMC583 1FOA 1FCO 1 FOR 1FD4 1FDC 1 FD0 1547 1048 TMC583 IFCO 1FAF 1694 1F70 1671 1642 1E7A 1592 1590 1592 1590 1FA6 1055 1670 1066 TMC583 1FRA 1FF6 1E70 1F72 IFRA IFF2 1FRA 1F76 IFDA 1FC0 1676 1664 1 F 7 A 1584 1 F A R 1FA2 1FAA 1FAF LEAR 1630 1600 1F68 1F50 1650 1F54 1F4A 1E64 1FAP 1605 1F34 1077 1626 163A 1FOR TMC583 1F48 1622 1860 1838 1 F & 4 1608 OBA 1554 1F44 1F40 1 E 7 C 1E30 1E32 1590 1F34 1E3C IDEF 1052 1F24 0910 1022 1F10 IDEE 1504 IDEA IDEE 1E22 1E3C 1F46 1099 155F IDEF 10F4 1654 IDEF 1502 IDEC 1000 1606 10F6 1004 1 # 20 1DEA 1DEF IDEA TOFR 1062 IDCE 10F4 14F9 LDFA IDEA IDEZ 1088 THESRS 1DF0 1 DF A 10F2 0175 1080 1080 1004 IPCE IDER

TABLE IIb

******	CUID	TNIC	mpuca	T 7061 1	ionuc.										
HEX	CHIP	TINE	STRUC!	LION	NORUS-	•									
ADDRES									 			 		 	
1000	THC543						104F								
1000	THESAR						1046								
LOEE	T*C583						1052								
10FF	TMC583						1050								
1110	TMC5A3						1048								
1121	THESAS						1016								
1132	TMCSA3						1006								
1143	140583						0131								
1154	TMC583						OAOB								
1165	TMC 5A3						OAE 7								
1176	THCSA3						0100								
1187	TMCSA3						1809								
1198	TMC5A3						0C4B								
1149	THESAS	-	-	-		-	0239		 	_		 		 -	
1184	TMCSA3						0103								
1108	TMC583						1005								
1100	TMCSA3						0105								
ITED	TMCS83						0100								
11FE	TMCSRS						0101								
120F	THESAS						0190								
1220	TMC583						0427								
1231	THESAS						1805								
1242	TMC583						0219								
1253	TMC583 TMC583						02F0								
1264	TMCSA3						0308								
1275	TMCSAR						DATE								
1296 1297	TMC583						0 4 3 E								
124F	TMCSAS						0153								
1289	THESAS						0040								
1204	TMC583						13E.5								
1208	TMC583						181D								
15EC	TMC583						DATE								
12FD	TMC583						0308								
130F	THESAS						0131								
131F	TMC583						0320								
1330	TMC583						0328								
1341	TMC583						0497								
1352	THE SA3						DIDE								
1363	TMC583						0948								
1374	140583						0408								
1385	T#C583						0708								
1306	TMC583						0404								
1347	THC5H3						DADA								
1388	THESHS						1924								
1309	TPC583						1825								
1304	TMC583						0404								
13EH	TMC583						0948								
13FC	TMC583		0153			. •		-			• • •	 	. 0	 	

TABLE IIc

HEX ADDRESS	CHIP	INS	TRUCT	'ION V	ORDS+													
1400	TMC 571	0040	1030	CAIF	0400	DEDE	OFOB	1838	0400	DAFA	1032	D437	01F3	0487	19F3	0976	0170	0140
1411	TMC571	0153	0153	0153	0153	0153	0400	0008	1775	0400	0015	7040	0099	0104	TACD	0.440	NAFD	1465
1422	146571	0410	ORFR	1835	0498	0408	1005	9849	OADE	0133	2040	1000	0478	0040	16F3	DDAR	1203	0105
1433	TMC 571	0140	0624	UNI	0475	1804	0005	0465	1804	GORS	0455	1804	0045	0445	9600	1508	0427	06F4
1444	T46271	0045	0005	0437	09F4	U553	0544	1804	0724	0544	1804	0724	0050	1026	0624	0418	0455	0000
1455	T 4C 571	1804	0095	0445	በሳቶኮ	1800	0045	0224	OATR	0324	1 A n 4	0724	0407	0015	OAIR	0114	0105	0000
1466	TMC571	0040	1335	0080	1840	8400	0085	0065	0468	1801	0447	02F0	0101	OAOF	0131	9649	0.2F0	0631
3477	TMC571	OCFA	ካኝበዶ	1304	0176	0176	1809	0417	OAIR	0 A 1 F	OADE	OASF	DATE	OASE	0099	DARF	1400	0408
1088	146571				0497													
1499	TMC571	OALR	CATE	0308	1909	9700	0300	0133	PIDE	0153	OASE	0400	8040	12F4	0176	DADE	ባልባር	0408
1444	TMC571	0.5E.V	0176	030R	1219	0706	1823	0176	0170	9400	0105	0323	0111	041F	0106	0437	0.2F0	0948
1488	146571	0418	041E	0175	0308	1808	ቦዌኝዕ	0980	u du v	0480	0.080	0.680	1688	0105	0094	0 to 0 A	1603	0447
1400	TMC571	0.5E U	0101	OADE	0121	0477	0.3E0	06F0	0100	0164	na3E	OAOC	DAGB	0 2 F 4	0164	OADE	SPAC	MOAO
1400	TMC571	n 2F u	nnos	1144	0308	1818	0176	0040	02F6	0176	0160	02F6	070A	1 POF	0107	0004	0148	0148
14EE	TMC571	1098	0100	0100	0100	0100	3100	0100	0100	0100	0100	0100	0708	1004	0009	0427	DASE	OAIF
14FF	TMC571	0400	OAIE	0416	DATE	U 4 11 12 1	0506	040F	0131	0105	0100	0108	9308	043E	DARC	8040	02F3	0153
1510	TMC571	0006	OACC	PARA	02F3	0153	1015	0153	0153	0969	1006	0024	1425	0437	02F0	0048	OATR	CAIF
1521	T*C571	0.308	1809	0105	0121	DAIF	0103	05£0	0308	0703	1F29	0400	0 A 0 C	0303	0497	0.5EP	0131	0 4 1 F
1532	T™C571	0104	067E	0.050	1084	UVDU	0000	15£5	DAIO	ORFR	10FB	0040	1820	041F	0906	D2FA	0534	0639
1543	TMC571	1012	0105	UE SC	0 F 2 C	0105	19HE	0400	NAEH	1188	MPAn	BOAG	1005	ABBA	OARD	0478	1948	0639
1554	TPC571	1811	162F	DOER	OOF	0619	0353	0111	DASF	0104	1062	0048	0009	1004	0000	0 C 4 P	0050	OCUR
1565	TMC571	nraa	4030	NAAA	150E	nPFh	0606	0415	0.00	OCUR	AC 48	0[4P	0048	OCUR	0689	1014	OORG	0053
1576	TMC571	0407	U 0 1 0	1904	OAA7	nzFn	0[53	9850	0053	0056	0076	0676	0974	0050	0111	CARF	1510	0897
1587	146571	02F3	0111	OASE	うじつと	0111	CAOF	0131	ሳኮጋ4	0165	0160	3410	0960	016E	0175	017E	7640	V45Y
159A	TMC571	0000	9490	(1944	9844	9DSC	1804	じるいし	0729	00.64	1004	0F2C	11960	0064	0060	0427	0.3EU	0052
1549	TPC571	0054	0032	1FE1	0107	0920	97PB	0158	0164	0164	6194	1F37	0051	0308	1149	0164	0164	180B
1584	TMESTI	0107	0 # 7 7	OOFA	OATE	4404	0901	U ot U	0809	0440	0105	0004	1008	OROR	0024	0704	1956	0964
1508	TMC571	buvv	1807	0905	0729	094A	DAIR	DATE	0100	0105	1008	0455	180E	0088	1E41	0788	1800	0445
1500	TMC571	1008	2088	1640	0050	0106	1096	6661	1936	0498	Anan	1005	0488	4000	0 \$ 0 ር	0931	0418	0404
15ED	TMC571	007E	9440	0939	TODE	0070	5400	1800	0497	0005	0418	DASE	0041	BAAD	1 E F F	0102	njaa	0102
15FF	TMC571	0145	017E	017E	017E	9 9 9 0	017E	0.408	0.250	0308	1544	0176	0176	1800	0105	0639	1834	1741

TABLE IIC

34

HEX	CHIP	TN	ISTRUC	TION	WORDS	; +												
ADDRES																•		
RDDICEO	_																	
160F	T = C 5 7 1	0105	0F29	1000	UVAN	0408	1005	DARR	CASE	0603	0704	0.400	0611	OATA	0.404	0658	0468	0725
1620	146571	190F	0400	^ 4 1 A	0400	0105	0498	0449	0106	0094	1810	UTUE	0497	0.614	0085	0095	BAAR	1 M D 4
1631	120571	0496	OADE	ODFA	407F	1004	0709	1806	DATA	3 4 1 4	0510	CHUR	0418	0.604	0.601	DANE	1009	0030
1642	TMC571	0400	1804	0000	0446	0130	0308	0100	1804	0095	U \$ U B	(I V P M	0 A 0 C	0000	1806	0219	1F2F	(14.4)
1653	TMC571	0418	0104	0219	ባልፉጸ	1021	OCDB	1825	0103	0107	0901	りろとや	OAIR	0475	1040	0410	DRFR	1836
1664	TMC571	0 4 0 4	0475	IARC	0619	0030	いいごひ	1111	OAF7	09F0	0400	OSER	1118	0000	0095	0075	6045	0444
1675	TMC571	9408	1005	0188	9008	1006	RPAN	1807	9640	OLAR	0110	1010	0107	0445	0497	0 SE 3	0111	CALF
1686	TMC571	0103	OAFA	0458	1547	0 4 4 0	ÜNED	1005	PAGE	1160	0619	1804	0031	0644	0048	0647	06F3	0602
1697	TMC571	A P n g	0689	1222	0614	0494	0694	0500	0605	0449	1000	03114	0088	1406	0030	1504	1970	0035
1648	THC571	0614	0619	1068	0150	0454	0644	0544	0164	0519	0126	0.440	DAED	11CA	UTHU	PODR	1008	0401
1689	T=C571	0 (188	1806	0454	1800	DACH	0440	ORFD	11#2	OFOR	1009	0437	0.9F 0	0410	ODER	0.50%	0427	OBEO
1604	TMC571	0048	IROE	DASA	0458	0 4 0 C	OPDE	0408	03F6	0590	0458	OFSE	040C	0C7E	UVUN	09F6	02F3	0240
1608	T#C571	1002	0708	1815	0619	1084	OTAB	0119	1006	0020	1806	0485	182E	0130	0 4 D C	9000	OAAO	OBED
16EC	TMC571	1010	DARD	DAGR	100F	045A	0404	0405	1807	0048	1146	1890	0020	1804	0055	GACA	DASE	1810
16FD	T*C571	4510	0306	TARF	0477	0.440	0076	PC 64	OAFR	0141	0103	0C 7E	095E	097E	097E	097E	097F	097E
1705	TMC571	097F	097E	037F	097F	097E	0153	0153	0100	0931	READ	のアドス	0445	1804	0085	0455	1804	0095
171F	TMC571	OAFS	1804	0045	0475	1207	0085	0580	097E	0931	9140	02F3	0580	1005	DACR	D V 3 B	0708	IRUF
1730	146571	00.90	0724	0000	1867	DARC	0501	0418	0.408	0138	0408	0434	OACB	0107	CC4B	0003	0630	0.60
1741	140571	0080	OADA	በተባበ	7 & 4 4	1005	0044	0084	16600	0506	6600	1845	0004	0 A 1 F	JONA	0.25	1 3 4 F	1587
1752	T40571	0.580	0231	1005	OATR	04CB	0438	017E	0708	1611	0.4.00	0105	0500	PC 76	OPDE	OIDE	0107	0130
1763	T40571	0107	0477	OFF	0048	1861	0458	4540	0 A 0 C	0153	8949	02F3	0407	OAIR	0485	1804	0045	0495
1774	TMC571	1804	0055	0445	1804	0065	0445	1804	n () 75	U580	0153	6040	92F3	USEU	1405	0708	1837	0064
1785	T40571	NAFR	PALT	0111	UCAC	0 4 5 A	0.458	UVUC	0774	DOOM	0477	OAFA	184B	OAGR	USE 3	0.288	0510	0 4 4 8
1796	TMC571	1886	UMUH	0000	0.405	906	0040	00,40	1 8 P 3	nnae	1816	070C	1 of B	0149	U 5 VE	0530	1170	DARK
1747	TMC571	1953	0031	1957	0049	1987	0508	0418	0447	0.5E.U	1015	0465	1015	0586	0131	OFOF	0111	0107
1788	TMC571	101B	PAGE	0300	0101	NANF	0404	0465	1805	1013	UVAH	UVUE	1005	SABA	0 4 4 5	1804	0011	PART
1769	T#C571	0.2F.0	0101	DASF	0400	0447	96F0	0010	1804	0708	UVUC	0948	06F6	0948	0.418	0455	1804	CORS
17D4	T4C571	0445	1 BUT	n 11 9 5	0845	P636	OATE	1604	nn75	OAAA	0708	1625	0010	1051	0105	1 183	0105	0304
17FB	TMC571	05H0	1845	0448	186F	0000	1005	0.030	1960	0497	0.5E.3	0111	DAIF	0106	OC 76	9506	0C7E	0111
17FC	TMC571	0.405	0131	0021	1987													

	TABLE III		_ 30		TABLE III-continued	
PROGRAM CODE	FUNCTION	KEY(s)		PROGRAM CODE	FUNCTION	KEY(s)
00	0	0	_	44	Sum into Memory #	SUM
01	1	1		45	Yx	Yx
02	2	2		46	Insert Program Code	2nd, INS
03	3	3		47	Clear Memories	2nd, CMs
04	4	4	35	48	Exchange Display and	2nd, EXC
05	5	5			Memory #	
06	6	6		49	Multiply Display into	2nd, prod
07	7	7			Memory #	
08	8	8		50	Absolute Value	2nd, x
09	9	9		51	Back Step	BST
10	E1	2nd, E	40	52	Exponent Entry	EE
11	A	A		53	(.	(
12	В	В		54))
13	С	С		55	÷	÷
14	D	D		56	Delete Program Code	2nd, DEL
15	E	E		57	Engineering Notation	2nd, ENG
16	A ¹	2nd, A	45	58	Fixed Point Notation	2nd, FIX
17	BI	2nd, B		59	Integer	2nd, INT
18	C^1	2nd, C		60	Degree	2nd, DEG
19	\mathbf{D}^{1}	2nd, D		61	Go To	GTO
20	Clear	2ND, CLR		62	Indirect Program Page #	2ND, PGM
21	2nd	2nd			2 3 "	2ND, IND
22	Inverse Function	INV	50	63	Exchange Indirect Memory	2ND, EXC
23	LNX	LNX	20		# with display	2ND, IND
24	Clear Entry	CE		64	Multiply Display Into	2ND, PROD
25	Clear	CLR			Indirect Memory #	2ND, IND
26	2nd	2nd, 2nd		65	Multiply	X
27	Inverse Function	2nd, INV		66	Pause	2nd, PAUSE
28	log	2nd, log	55	67	Go To $\#$ if $x = t$	2nd, x = t
29	Clear Program	2nd, CP	,,,	68	No Operation	2nd, NOP
30	Tangent	2nd, TAN		69	Operation Code #	2nd, OP
31	Learn	LRN		70	Radians	2nd, RAD
32	Exchange display and	$X \rightleftharpoons T$		71	Subroutine Call	SBR
	T register	_		72	Store in Indirect	STO, 2ND,
33	\mathbf{X}^2	\mathbf{X}^2	(0		Memory #	IND
34		\ 	60	73	Recall Indirect	RCL, 2ND
	٧x	٧x			Memory #	IND
35	1/X	1/X		74	Add Display into	SUM, 2ND
36	Program Page	2nd, PGM			Indirect Memory #	IND
37	Polar to Rectangular	2nd, $P \rightarrow R$		75	Minus	
38	Sine	2nd, Sin		76	Lable Key	2nd, LBL
39	Cosine	2nd, COS	65	77	Go To # if $x \ge t$	2nd, $x \ge t$
40	Indirect Addressing	2nd, IND		78	Insert Data Point	2nd, Σ +
41	Single Step	SST		79	Mean	2nd, $\overline{\mathbf{X}}$
42	Store in Memory #	STO		80	Grad	GRD
43	Recall from Memory #	RCL		81	Reset	RST

35

36

	TABLE III-continued				TAI	BLE IV -continued
PROGRAM CODE	FUNCTION	KEY(s)		Progra	um codes follov	ving an heirarchy address code (82)
82	Hierarchy Address	Not directly		SECO	OND DIGIT	HEIRARCHY REGISTER
83	Go to Indirect Address	accessible GTO, 2ND IND	5		3 4	3 4
84	Operation Code Indirect #	2ND, OP 2ND, IND			6 7	6 7
85	Plus	+			g Q	Ŕ
86	Set Flag #	2nd, ST FLG			ÿ	no operation
87	If Flag # Set, Go To #	2nd, IF FLG	10			no operation
88	Degrees, Minutes, Seconds	2nd, DMS				
89	π	2nd, #				
90	List Program	2nd, LIST				TABLE V
91	Run/Stop	R/S				
92	Return	INV, SBR			Coces F	ollowing OP Code (69)
93	Decimal Point		15	CODE	MEA	ANING
94	Change Sign	+/-			I-isi-	lize for alphanumeric printing
95	Equals	=		01		ar left quarter of print buffer
96	Write	2nd, Write		02		next to left quarter of print buffer
97	Decrement Register #	2nd, DSZ		03		next to left quarter of print buffer
	and Go To # when			04		ar right quarter of print buffer
	zero		20	05		the buffer as filled with OPS 01-04
98	Advance Paper	2nd, PAP	20	06		display plus contents of OP 04
99	Print	2nd, PRT		07		asterisk in column number contained
,			_			splay register (0-19)
	TABLE IV			08		labels
	TABLE IV			09	Dow	nload page
Program codes	following an heirarchy addre	ss code (82)	25	10	Sign	
FIRST DIG		· · · · · · · · · · · · · · · · · · ·		11	Varia	ance
	ii renerion		-	12	Slope	e, intercept
0	store			13	Corr	elation
1	recall			14	y'	
2	conditional return	(second digit		15	x'	
-	is ignored)		30	16	See o	current partition RAM
3	sum into			17		artition RAM
4	multiply into			18		t error - Set flag 7
5	subtract from		-	19	If er	ror - Set flag 7
6	divide into			20)	
1				•		
8	,,		35	•	Incre	ement memory 0–9
SECOND DI	GIT HEIRARCHY R	ECICTED	-	29 30	Ϋ́	
		COBIEN	-	,	l	
0	no operation				} Decr	rement memory 0-9
1	1			39	1	
2	2					

TABLE VI

SCOMO 1,STOFEOAOF, RCLFEGA1F, REGELO, DIGITSEUSFD	SCOMO 2,STOF#040F,RCLF#0A1F,REG#HI,DTGTTS#UNUSED
ADDRESS CONSTANTS1, 2, 3, 5, 4, 7, 8	ADDRESS CONSTANT=1,2,3,5,6,7,8
CONSTANT 0=230256509299400C \	CONSTANT 32=75024353535353454\
CONSTANT 1=0693147190559945	CONSTANT 33#555#03#355330143
CONSTANT 2#0095310179A00325	CONSTANT 34=4353539234541AA2
CONSTANT 3=0009950330853168 &	CONSTANT 35#55C1436504437506
CONSTANT 3=0009950330853168 8 CONSTANT 0=000099500333088 8	CONSTANT 3620543535355540343
	CONSTANT 3725403435533044375
CONSTANT 620000009999950000	CONSTANT 38=3301437502435365
CONSTANT 5=0000099999999999999999999999999999999	CONSTANT 3989254345454634355
CONSTANT 8=0785398163397450 / -	CONSTANT 00=3202443308820144
COMBTANT 980099668652491200 M	CONSTANT #1###3307#24##20### {
CONSTANT 102000999966686670	CONSTANT 82=0188983602610105 d
CONSTANT 11=000099999966667	CDN8TANT 03=22320240903308A2 \ \V
CONSTANT 12=000009999999667	CONSTANT GD=23307A24AA20GGG &
CONSTANT 13=1570796326795010	CONSTANT 85=37F2034494010544 7
CONSTANT 14#314159265359000C	CONSTANT 46#433217A206441AA2 \> CONSTANT 47#32A5330AA2539203 \>
CONSTANT 15=572957795130A01C	COMBTANT 47#32#5330##2539203 { >
CONSTANT 16#4375064353530482	CONSTANT 48#5353323454330782
CONSTANT 17=5801835501836504) T)	CDMSTANT 49##5392254505517#2 6
CONSTANT 1982853535454034355	CONSTANT 50#225#178255188253
CONSTANT 19=2453535454634355	CONSTANT 51=390RA25392245430 } 🔏
COMBTANT 20m0103859404433265 70	COMBTANT 52##253325407#23265
CONSTANT 20m143A59404433265 20 CONSTANT 21m5370A25403435554 20 CONSTANT 22m3255541AA2A59454 20	CONSTANT 53#53925#17#2453#1#
CONSTANT 22=3255541AA2A59453 } >	CONSTANT 54=0006655908825353
CONSTANT 23=4518426532539254	COMSTANT 55#0165592218825385
CONSTANT 2488355044353925832	COMSTANT 56#6554590AA2540000
CONSTANT 25=4355014353375403	CONSTANT 57#5459221882850693
CONSTANT 2684594533320425403 M	CONSTANT 5A=A253539254060355
CONSTANT 27=3332540343550243 V	CONSTANT 59#A559221AA285590A
CONSTANT 282034355054389453	CONSTANT 60=5400000145540693
CONSTANT 29#7505435353923254	CONSTANT 61=1882855953538882) .
CONSTANT 30=5554034355330443	CONSTANT 62*9345540693455922
CONSTANT 31#08#7540175034353	CONSTANT 63=10000000092540100/
• • • • • • • • • • • • • • • • • • • •	

38
TABLE VII-continued

Т	ABLE VIa		TABLE VII-cont	inuea
LOCATONS	ROUTINE	_	ALPHANUMERIC CHARACTER	ALPHANUMERIC CODE
16-0-21-6	m,b		v	42
21-7-23-1	X1	5	w	43
23-2-24-2	Y¹	•	x	44
24-3-26-3	mean		Ŷ	45
26-4-29-2	variance		Z	46
29-3-34-4	standard deviation		0	01
34-5-39-7	correlation coefficient(R)			02
40-0-42-3	Σ+	••	1	03
42-4-47- 1	Σ-	10	2	03
47-2-51-2	$\mathbf{R} \to \mathbf{P}$		3	05
51-3-53-6	$P \rightarrow R$		4	05 06
53-7-58-4	D.MS (degrees, decimal		5	
•••	point, minutes and		6	07
	seconds)		7	10
58-5-63-3	D.d (degrees, decimal	15	8 .	11
38-3-03-3	point, fractional		9	12
	degree)		blank	00
	degree)	_	-	20
			•	40
	•		+	47
7	TABLE VII	_ 20	x	50
	ALPHANUMERIC	_ 20	•	51
			$\sqrt{}$	52
ALPHANUMERIC CHA	ARACTER CODE	_	$oldsymbol{\pi}$	53
Α	13		e	54
В	14		(55
č	15		j	56
Ď	16	25	;	57
Ĕ	17		†	60
F	21		%	61
G G	22		>	
H	23		~	62
n I	24		ì	63
•	25	30	, =-	64
J	26		,	65
K	26 27		· X.	66
L	30		X X	67
M			2	70
N	31		?	71
0	32	25	! *	72
P	33	35	i	73
Q	34		'n	74
R	35		л Д	75
S	. 36		II	76
T	37		Σ	77
ប	41		Σ	
		40		

BCD ADDRESS	CHIP	P	ROG	RAM	co	DES	+											
0	THCSU	25	0.0	0.0	54	62	43	11	41	14	15				01	10	51	50
17	TMC541	29	21	73	25	91	24	14	26	0.4	27	64	24		30	95	35	31
34	TMC541	33	63	34	A O	36	51	42	40	44	31	45	26	46	20	46	7.2	47
51	TMCS41	68	48	92	75	24	0.0	42	0.9	60	58	04	, -	25	>9	U.V	42	0.1
AA	THESUI	0.0	72	0.1	97	01	0.0	15	95	76	95	71	24	05	32	0.3	OΠ	3.7
A5	TMC541	78	25	37	78	49	12	88	78	49	1 1	55		22	78	40	14	53
102	THESAL	24	75	36	15	71	AH	54	52	55	52	32	63		0.7	93	υŞ	-
119	TMC541	0.6	0.0	0.9	05	04	67	96	0.0	35	76	94	40	0.0	0.1	03	0.3	06
136	THESAT	03	07	01	0.7	03	05	69	04	0.3	0.0	69	በኝ	-	115	01	99	92
153	140541	75	11	98	99	45	0.0	11	99	45	76	12	98	99	٧2	0.0	12	99
170	TMC541	92	76	13	98	99	62	0.0	1 3	O O	4 S	76	14	Q A	99	65	0.0	14
187	TMC541	90	92	76	15	ĢΑ	99	62	იი	15	99	9	76	16	98	90	45	0.0
204	THC541	16	9	45	76	17	98	99	45	0.0	17	99	92	76	18	9 8	99	65
155	THCS41	0.0	18	99	92	76		98		45	O D	19	99	92	76	10	9.8	99
23A	TMC541	62	0.0	10	99	45	76	19		53	74	75	0.1	54	45	43	0.7	A5
255	TMC541	07	05	92	76	18	61	OR	11	0.1	55	44	01	43	0.7	55	44	0.5
272	TMC541	92	22	97	05	0.0	5 }	75	P 1	44	0.1	43	0.7	84	υŞ	71	01	65
PAS	THC541	73	0.2	61	0.0	10	٥2	55	97	05		44	15	71	0.0	50	73	0 1
306	TMC541	65	73	02	61	0.0	52	92	76	11	85	0.7	99	QA	۵5	76	12	75
323	TMC541	32	0.1	95	65	43	07	85	ηĄ	95	2 ه	n t	32		99	72	01	92
340	TMC541	35	0 1	44	0 5	32	61	0.0	93	76	13	u z	0.7	42	05	85	33	A5
357	TMC541	0.7	95	47	01	43	05	72	0.1	0.1	25	44	n 1	97	05	0.1	1.8	0.1
374	TMCSU1	45	04	45	0.6	43	0.4	AS	0.7		42		75	43	0.7	75	n A	95
391	THC541	42	05	43	04	19	42		73	0.5	50	32	25		U.Z	01	R R	0.1
408	THESAT	44	02	73	0.5	50		77	01	59		43	r 7	85	43	05	μS	UH
425	TMC541	95	45	03	61	0.1	59	43	03	_		04	45	n 7	95	67	υS	28
447	TMC541	42	2 ہ	0.1	94	# Q	0.6	43	07	85	0.1	95	45	05	73	0.5	63	0.3
459	TMC541	72	υÞ	43	0.7		υŠ	44	0.3	97		nβ	12	43	ηų	19	n 5	0.1
476	THESUL	7 4	01	49	0.6	54	67	03	31	43	n 7	2 ۵	ባኝ	43	0.4	19	115	0.5
493	THESUS	85	03	05	75	43	n 4	95	47	03	73	ηŢ	55	73	05	95	8	0.1
510	TMC541	72	03	43	0.7	40	0.5	a a	03	33	A S	U W	95	32	43	0.3	77	0.5
527	THC5/41	97	43	01	94	65			95				0.5	69	0.1	55	44	05
544	THESUS	43	15	32	43	0.4	47	03	12	61	0.5	45	01	45	04	43	0.7	35

BCD CHIP ADDRESS			PROGRAM			COD	CODES+														
561	140541	43	04	67	03	26	61	0.1	35	19	42	0.1	7 5	01	49	0.6	43	06			
57A	TMC541	QA	an.	Q.A	92	68	68	68	68	68	6B	AR	A A	68	68	68	76	14			
595	THE 541	42	05	92	4.2	03	43	07	33	A5	07	95	47	01	43	05	17	43			
612	THE 541	n 7	22	77	03	54	01	44	0.1	73	0.5	22	67	03	74	43	0.7	84			
629	THC541	0.1	01	44	05	43	63	72	0.1	99	92	61	0.3	55	76	15	0.1	45			
646	TMC541	00	43	n 7	A5	33	45	07	95	42	01	43	04	45	45	75	43	07			
663	THESAS	85	07	95	42	0.5	0.0	71	0.0	30	A5	0.1	aa	01	73	01	95	72			
680	THE5/11	01	01	99	0.0	43	04	32	43	07	77	0.0	0.0	01	42	U I	0.7	85			
697	TMC541	53	43	0.7	A S	01	54	33	95	42	0.1	75	43	0.7	75	43	N 4	42			
714	TMF 541	95	95	47	υS	Ωn	71	0.0	52	A 5	71	0.0	20	73	01	95	55	73			
731	THE 541	45	95	72	0.1	01	44	04	43	04	35	43	0.7	77	0.4	52	98	01 42			
748	THESAI	65	76	16	85	32	07	85	43	07	65	51	24	85 25	76	17	01	42			
765	TMC501	01	32	92	73	91 95	42	01	01 73	01	75	72	01	01	44	04	43	04			
782 700	THC541	32	43	0.7	77	05	40	01	94	44	0.4	01	42	03	43	04	19	45			
A14	TMC541	01	75	43	03	42	15	95	42	0.2	73	0.1	65	73	0.2	94	71	0.0			
833	146541	52	95	65	71	00	20	73	02	95	72	01	01	44	0.3	43	04	32			
850	TMC541	43	03	۶۶	67	05	69	0.1	42	03	22	44	04	43	n u	32	0.1	52			
867	THC541	67	05	69	43	04	19	42	01	85	43	03	20	05	95	42	0.2	73			
	THESE	0.5	94	71	0.0	30	65	01	44	0.1	95	72	01	01	44	03	43	03			
901	THESAL	12	43	07	75	43	04	95	77	0.6	27	0.1	44	04	42	0.3	43	07			
918	THESUS	32	43	04	22	67	06	27	01	42	04	43	U fi	42	05	19	47	03			
935	TMC541	43	05	19	42	0.1	43	03	42	0.5	43	07	75	43	05	85	0.1	95			
952	TMC541	在以	05	35	73	03	94	71	0.0	30	95	94	72	03	43	07	44	0.3			
969	TMC541	35	A5	91	95	42	05	32	77	06	95	3.5	43	0.4	67	0.4	n B	85			
986	TMC541	0.1	95	4.5	15	43	0.4	19	A5	01	95	42	03	43	05	19	42	92			
1003	THE 541	43	03	45	01	43	0.7	75	43	05	45	71	95	4 A	03	32 85	73	95			
1020	TMC541	65	73	0 Z	44	71	77	30	95 55	9 # n t	T2	03	01 61	06	85	98	01	45			
1054	TMC541	42	03	32	43	07	22	77	08	10	A5	42	05	33	85	07	95	42			
1071	TMC541	01	0.0	42	0.4	73	01	67	0.6	45	0.1	22	44	01	97	05	n A	32			
1086	THC541	43	05	75	01	95	65	43	07	AS.	0.7	95	42	01	32	92	0.1	44			
1105	THC 541	01	44	04	73	n t	99	92	43	04	32	43	o7	55	67	0.8	60	0.1			
1122	THESUL	85	43	0.3	95	18	61	n A	60	76	10	13	24	67	8.0	95	17	43			
1139	THC541	06	9	76	11	48	04	48	03	43	04	9.8	99	97	76	12	75	35			
1156	TMF541	0.1	95	65	43	0.3	8 5	0 A	95	45	07	35	98	92	76	50	75	07			
1173	THESUI	32	0.1	44	0.7	32	9	92	61	50	76	13	85	32	43	0.4	75	01			
1190	THESUL	95	45	43	n T	85	Ð A	95	42	0.7	32	9.0	95	61	50	76	14	48			
1207	TMC541	0.5	ų A	05	43	06	98	99	95	76	15	07	a 5	0.1	RS	53	43	03			
1224	THC541	65	43	0.4	54	42	07	95	42	02	76	33	11	01	01	4 4 6 7	0 P	43			
1241	THC501	92	65 76	73	01	85 92	76	06	73	07	99	92	01	44	07	61	45	76			
1275	TMC541	17	45	16	12	03	45	53	43	0.4	A5	01	54	AS	0B	95	άŽ	07			
1202	THCSU	32	9.8	92	76	60	72	07	32	0.1	44	0.7	32	99	92	61	60	76			
1309	THC541	į B	43	03	75	32	nΑ	95	94	42	01	76	52	43	03	65	53	43			
1326	TMC541	04	42	07	H S	0.1	54	85	8.0	95	42	0.5	0.0	76	59	45	43	03			
1343	THC541	44	0.1	01	44	0.5	73	0.1	45	73	05	97	07	59	95	48	03	44			
1360	THC541	01	48	03	75	0.1	35	75	0 1	95	45	0.1	29	67	25	91	85	nA			
1377	140541	95	48	0.1	32	61	52	76	25	01	95	76	19	A5	32	07	85	43			
1394	TMC541	03	45	43	04	95	4.5	07 43	35	9.8 4.8	92	76	57	73	07	48	46	01 42			
1411	TMC541	02	0.7	41 ج	57 76	76	10	70	01	0.5	48	01	43	02	24	92	76	16			
1445	TMC541	48	0.0	4A	13	43	04	24	92	76	12	43	0.4	110	05	43	0.5	32			
1462	THESU	43	03	44	01	43	01	92	76	17	01	94	49	0.3	49	04	12	50			
1479	THESAL	76	13	53	43	01	65	43	03	75	43	0.5	65	43	0.4	54	32	53			
1496	THC541	43	0.1	65	43	0.4	85	43	0.5	65	03	0.3	5.0	42	0.5	32	42	01			
1513	T40541	92	76	18	01	911	40	04	53	43	03	33	A 5	43	04	33	54	35			
1530	THC541	40	0.1	49	02	13	95	76	14	1.0	36	05	12	20	67	10	34	05			
1547	TMC541	16	13	36	05	17	95	76	19	36	05	16	10	36	05	1 6	1.0	14			
1564	TMC541	97	76	15	10	36	05	12	59	67	10	36	05	16	18	34	05	17			
15A1	145541		76		53		43			23		35			0.5		70	92			
1598		74	11	36	04	11	95	76	15	70	45	01	32	43	02	22	37	32			
1615	TMC541	92	76 23	14	12	23	42	01	32	42	0.5	32	92	76 76	17	70	43	01 53			
1649	TMC541	32	65	32 76	43 52	05 05	37 54	42 37	02	32	42	01	01	92	76	10	17	34			
1666	TMC541	53	32	55	61	52	76	15	01	42	13	00	42	04	36	04	10	36			
1683	T40541	04	18	95	76	18	53	53	43	02	55	23	75	35	54	55	45	54			
1700	146541	ςρ	76	14	70	53	53	43	01	A5	1	54	33	85	43	0.2	33	54			
1717	140541	34	92	76	1.0	53	53	43	0.1	75	0.1	54	33	85	43	02	33	54			
1734	145541	34	ςΒ	76	15	53	53	16	85	10	54	55	0.5	AS.	53	52	22	52			
1751	THC541	33	75	0.1	54	34	54	23	45	76	11	36	04	11	92	76	12	70			
1768	TMC541	53	43	n t	3.8	65	34	05	10	54	35	53	43	01	39	65	36	05			
17A5	TMC541	1 8	54	42	0.2	32	42	01	9.5	76	13	70	53	43	01	39	45	36			
1802	TMC541	05	10	54	32	53	43	01	38	94	45	36	25	1 A	54	45	6.5	32			
1819	TMC541	92	01	92	76	14	43	01	42	03	43	0.5	47	04	13	36	04	10			
1853	. TMC541 TMC541	12	36	04	18	92	76	17	53	53	16	75	10	54	55	02	54	55			
1870	TMC541	38 55	32	15	47	0.2	32	42	94	92	74	18	53	53	16	75 76	19	54			
1887	TMC541	53	01	54 75	22 43	01	32 33	15 75	43	42	33	54	32	01 53	92		43	53			
1904	TMC541	54	22	37	55	0.5	54	32	53	53	53	74	91	33	AS	53	43	0.5			
1921	THESAL	85	01	54	33	54	55	53	43	01	33	85	53	43	65	75	01	54			
193A	TMF541	33	54	54	23	55	04	54	42	0.5	32	چە	21	92	76	11	42	0.4			
1955	THESU	99	92	76	12	53	24	A5	32	05	54	42	0.1	32	9.8	خ و	76	50			
1972	TMC541	72	01	32	01	44	01	17	99	92	61	50	76	13	9.8	99	42	03			
1989	TMC 541	53	43	0.4	42	ر ب	A 5	05	54	42	0.1	0.1	44	0 >	73	O t	76	60			
2004	TMF541	55	97	12	70	25	97	01	70	53	24	45	41	03	AS	73	01	54			
5010	TMC541	61 32	43	76	70 54	49	92	76	11	01	45	92	76 32	92	53 76	13	02	75 05			
	· · · · · · · · · · · · · · · · · · ·	10	- 3	• • •	, 4		1/3	• •	17.17	.,,		1140	35	,,,	. (1	, ,		,			

BCI	сніі	2	PRO)GR	AM C	CODE	es+											
ADDRE 2057	ESS TMC541	92	76	14	=			٠.		- 1					=			50
2074	TMC541	42	04	85	42	08	92	76	15	53	05	36	00	32	43	01	77 53	43
2091	TMF541	0.4	42	0.6	16	0.0	16	29	67	70	45	48	07	54	77	15	76	8.0
210A 2125	TMC541	53 43	53 05	75	04	85	43	05 22	54 77	55 70	02 53	94	42	36	43	16	32	53 113
2142	145541	0.7	54	29	67	70	77	45	43	06	42	05	41	80	76	45	113	06
2159	TMC541	42	04	61	80	76	70	43	06	92	76	50	0.0	35	92	76	15	53
2176 2193	TMC541	43	01	97	76	05	45	43 50	03	54	92 55	76	11	42 22	01	99	76	12
2210	THESAL	52	53	43	15	35	65	53	43	0.5	75	43	01	54	54	47	13	ςρ
2221	TMC541	76	52	0.0	35	92	76	14	15	36	0.0	16	45	0.0	75	50	0.1	55
2240 2241	TMF541	15	05 36	53	15	3 K	0.5	16 54	45	04	54	50	76	22	97	05 36	45	53
227A	TMC541	40	04	53	43	0.5	55	03	54	49	04	43	0.4	92	76	11	53	50
2295	1MC501	42 76	05	55	0.5	5/1	42	0.2	55	59	29	55	67	52	43	05	99	άŞ
2312 2329	TMC541	06	52 54	0 ft 4 2	35	35	76	12	42 76	03 50	72	92	76 32	13	53	7 A	85 32	32
2346	TMC541	92	65	50	76	14	53	45	05	A5	06	54	45	0 5	73	0.1	42	04
2363 2380	TMC541	75	45 22	97	77	33	01 53	53 73	73	01 65	65	54	54	04	0 a	45	22 76	33
2397	TMC 541	73	01	44	0.4	53	43	03	55	03	54	49	04	43	04	QA	99	92
2414	THC 541	76	16	53	53	43	116	33	85	43	01	33	75	43	02	33	54	55
2431 2448	THC541	76	55 57	43	06	55 4A	01	01 48	54	22 42	39 06	A7	16	76	47	87	01	0.0 6.8
2465	THC541	42	04	An	01	61	57	76	68	42	03	87	95	90	76	10	55	Ab.
5445	TMC541	0.0	25	84	01	22	A6	0.5	25	86	03	92	76	14	53	53	03	0.5
2499 2516	TMC501	52	42	0.4	94	55 85	01	94	54 22	39 22	52 75	52	25	52 54	25	3A	52	22
2533	TMC541	86	03	76	15	53	43	06	33	85	43	01	33	75	02	65	43	0.6
2550 2567	TMCSUL	65	43 61	01	65 76	90	0.5	39	5 4 4 3	34	A7	0.5	PA	42	0.5	AA AA	00	86
2584	TMC541	76	17	43	04	92	76	18	43	01	61	10	76	8 P 4 2	06	92	61 76	10
2601	TMC541	42	01	95	76	13	u 2	0.2	92	76	11	47	07	92	76	12	42	04
2618 2635	TMC541	92 43	76	13	42	03	41	76 68	16	53	01 53	94 01	25	39 22	75	43	04	75
2652	THESUI	42	0.3	75	43	n S	54	42	04	AA	00	76	AB	53	43	07	43	43
2669	TMC541	0.4	38	55	#3	03	38	54	42	01	53	43	07	45	43	05	38	55
2686 2703	TMC541	43 86	0.0	92	76	14	02	87 01	0.0	69 76	43	03	45	76 92	69 76	43	04 53	53
2720	TMC541	43	0.7	A 5	43	0.1	45	43	0.5	54	55	05	54	42	0.6	53	43	06
2737 2754	TMC541	65 51	53	43	06 75	75 43	43	07	54	65	53	43	06	75	43	01	54	65
2771	TMCS41	11	29	42	01	38	77	54 48	54 23	34 76	48	76	11	22	76	12	55 55	86 86
27AA	THC541	0.0	25	86	0.1	Şq	42	0.2	77	BB	23	43	υŞ	76	AA	92	76	13
2805 2822	TMC541	53	0 \$ 4 \$	92	76	14	95	04 54	86	01	86	01 76	92 57	74 71	16	87	0.0	57
2819	TMC541	55	02	55	43	93	54	22	42 38	65	45	54	42	01	53	53 76	43	04 87
2856	TMC501	0.1	68	53	43	03	55	43	0.1	54	45	62	35	76	68	53	71	49
2873 2890	TMC541	35 54	45	43	0.4	54	45	76	1 B	76 53	49	70	53	53	43	01 51	92	02 76
2907	TMESAL	19	71	69	65	43	05	54	92	76	15	53	45	02	33	45	43	01
5654	TMC541	55	0.5	54	95	76	1.0	70	53	43	01.	65	43	05	33	55	05	75
2941 2958	TMC541	4 T	02 87	33 94	55 86	01	45 74	43 87	01 53	42	54 03	33	76	11	55	84	01 65	89 89
2975	TMC541	54	34	35	42	01	92	76	15	93	05	03	ni	06	04	01	09	49
2992 3009	TMC541	03	0.0	0.5	03	43	0.4	35	53	53 75	43	65	45	04	65 65	01	91	0.3
3026	THESAL	U 5	01	0.5	05	05	0.9	07	0.8	85	43	0.5 0.5	45	0.5	65	0 1 0 1	93 93	0 P
3043	TMC541	n A	01	00	07	97	0.9	03	07	75	43	02	45	93	03	05	44	05
3050 3077	TMC541	84	03	67 65	43	0.2 0.1	85 54	93 87	03	01 69	92	03 76	6.0 6.0	01 53	05	0 % A S	54 01	45 54
3094	THC541	92	76	AB	53	53	68	ŋü	0.5	0.9	0.8	65	43	0.0	A5	09	nφ	0.0
3111 3128	TMC541	0 Q 5 Q	01 65	54	55	01 54	95	0.4	00 55	01	07	42	07	54 22	53 28	53	51	22 55
3145	THC541	05	55	28	54	95	76	13	71	A.A	53	24	65	53	43	11	75	43
3162	THC501	10	54	76	37	85	43	10	54	42	0.7	7 A	43	07	92	76	1 8	70
3179	TMC541	71	0.8	42	65	71	8 8 9 4	53 54	53 34	24 65	45	11	45	8 Q	54 76	10	65 36	53
3213	THC541	71	25	65	74	15	42	09	92	76	11	42	10	92	76	12	42	11
3230	TMC541	92	76	13	54	67	79	74	RQ	43	01	49	04	97	01	A Q	74	38
3247 3244	TMC501	43	15	87 29	01 67	39 79	19	7 A	02	25 50	47	79 04	19	97	15	61	61 3A	3A 76
3281	140541	79	01	42	nα	h t	38	76	11	32	22	BB	0.1	61	42	0.4	ج ۵	0.3
3208	TMC541	32	76	17	50	77	A 7	86	10	50	76	A7	72	10	3.2	73	13	59
	TMC541	67 19	43	86 01	01	74	6A 01	72	03	9.2 0.1	76	39 76	12	35 32	43	42	92	76 32
3349	T*C541	17	32	43	0.1	77	30	0.0	35	92	76	30	43	0.2	95	76	A 7	43
	TMC541	05 42	7 <i>7</i>	01 87	01	04 89	01	44	01	53	43	04 32	55	32	77	92 87	76	12
3400	THESUS	01	A6	01	7 A	gq	73	01	55	44	0.4	43	05	40	04	72	81	01
	TMC541	44	01	43	0.1	32	53	43	05	R5	115	54	77	77	06	42	n j	76
3450	THC541	77 86	53 01	0.6	42	55	43	02	03	42	76	79	76	35 11	92 29	7A 67	10	55
3468	TMC541	77	79	42	0 >	32	43	0.2	59	25	47	79	95	76	16	53	53	43
	TMC541	16	45 65	43	01	75	42	12	01	54	55	43	0 A	54	92	76	17	53
	TMC 541	18	53	24	65	54 43	45	74 54	91	53 76	16	55 29	43 58	12	54	92 76	7+ 71	19 53
3536	THC541	u٦	0.4	55	43	ስ ኝ	54	95	76	25	53	71	71	5 £	55	13	0.9	23
	TMC541	54 75	24	61	71	76 71	11	45	25	01	01 54	94	76 67	22 15	53 76	12	67	55 00
, , ,	• • • •	. •	- 4				•	٠,	٠,	UI	, u	7 14	*, /	רי	10	10	· ,	rE

BCD CHIP	P	ROG	RAM	cc	DES	i→											
ADDRESS	. .																
3587 TMC541 3604 TMC541	74	15	92	76	53	53	43	01	55	00	09	45	43	01	54 54	42	03
3621 THC541	92	76	13	67	53	42	03	92	76	24	53	43	03	65	43	0.0	45
3638 THE 541	43	01	54	42	04	ج٩	76	14	67	24	42	04	92	76	11	61	03
3655 THC541	78	76	15	41	ΟŚ	σŞ	76	13	61	0.4	43	76	14	61	05	0.3	76
3672 THC541	15	54	05	30	01	47	0.4	07	94	55	ρŖ	35	53	43	0.4	55	43
3706 TMC541	33	75	47	10	87 35	03	01	36 08	87	04	01 36	16	53 16	2 a	55	43 67	01
3723 THC541	00	eń	53	24	65	43	09	54	53	24	75	43	10	54	42	13	53
3740 145541	43	14	55	43	0.8	75	43	01	65	43	12	55	43	0.9	55	43	08
3757 TMC541	54	A7	01	0.1	50	53	54	45	43	0.0	75	43	14	54	22	49	13
3774 145541 3791 146541	43	13	44	95	44	09 43	50	77	0.0	45 75	43	0.5	An	53	43	05	55
3808 THC541	01	45	33	55	14	43 85	01	14	14	83	01	10	54 87	03	0.5	53 84	53
3825 THE 541	43	11	65	33	55	0.5	85	43	14	54	55	49	08	43	0.4	44	09
3842 THC501	36	18	1 8	a 5	40	87	03	02	06	53	24	65	43	09	54	53	74
3859 THC501	45	43	10	55	43	0.1	55	43	15	75	41	1.0	54	42	13	53	43
3876 140541 3893 140541	87	55 03	43	0A 55	75 53	24	01 65	55 43	43	12 85	55 43	43	09 54	55 53	4 l	A S	54
3910 145541	14	55	43	12	55	43	09	54	55	49	13	43	13	44	OA	84	09
3927 TMC541	50	77	0.1	91	51	43	0.8	65	01	0.0	0.0	54	29	67	0.5	95	67
3944 TMF541	0.0	25	5 A	04	36	18	15	92	68	43	03	n 5	11	45	10	43	0.4
3941 140541 3978 140541	87	80	03 54	19 87	87	04	03 54	19	01	49	11	40	10	53	43	04	65
3995 140541	65	43	08	54	01 94	44	11	61	03	03 56	54	11	44	10	23	43	05 11
4012 THC541	43	10	23	9.4	44	11	43	09	23	35	49	ii	43	11	67	03	81
4029 THE501	47	03	01	42	01	94	42	11	94	5 A	0.0	AA	92	44	47	01	04
4046 TMP541	55	A7	0.5	04	16	87	03	04	10	36	18	19	61	04	25	34	18
4063 TMC5#1	18	61	75	25 43	36	18	17	15	54	25 54	36	1 A 6 7	16	53	24 67	65	53 91
4097 TMC541	42	03	58	42	68	92	68	1C	01	04	83 83	A7	02	04	77	A7	03
4114 THC541	04	71	36	18	19	41	94	86	34	18	18	61	04	An	36	18	17
4131 TMC541	61	04	86	36	1 8	16	53	24	65	43	03	A5	43	05	55	43	15
9148 TMC541	54	67	05	04	67	na	52	42	0.4	5A	0.5	AA	92	4 A	36	15	19
41#2 TMC541	94	65	43	21 12	36 54	1 A 67	1 A	53 42	53 67	24 05	10	43	05	58	02	68	92
4199 THC541	76	16	86	01	92	76	17	R6	0.2	95	76	18	86	0.5	92	76	19
4216 THC541	86	04	95	76	10	25	84	01		86	02	22	86	03	22	86	04
4233 TMC541	00	42	05	54	09	29	45	76	78	53	93	04	65	43	01	45	0.5
4257 THC541	93	03 29	54 22	59 77	94 79	85 22	61 59	17 22	76	79 01	65	35	92 22	76 28	10	53	42 03
4284 THC541	32	01	05	n A	01	77	79	03	0.5	32	53	53	43	61	55	01	99
4301 THC541	0.0	54	42	0.1	22	59	22	44	01	65	01	OΒ	00	50	42	0.5	77
431A TMC541	79	01	03	35	43	01	77	79	53	03	96	115	65	43	03	AS	43
4335 TMC541 4352 TMC541	01	A5	03	01	45 76	43	01 53	75 43	03	01 55	85	03	32	43	01 53	77	7A 07
4369 TAC541	05	A5	53	43	03	55	01	00	00	54	04 59	65	93	07	05	54	59
4386 THC541	54	٩ž	74	11	10	42	0.8	0.0	92	76	12	10	47	05	0.0	92	76
4403 THE541	13	53	43	05	75	43	0.0	54	97	76	1 4	53	53	10	47	0.1	94
4420 THC541	55 53	17	54 75	59	65	07	45 42	43	01 53	54	92 50	76	13	35	0 I 5 4	94	76
9454 THC501	18	94	76	17	03 32	64	55	44	15	35 53	02	45	41	05	85	32	54
4471 THE 541	50	92	76	12	53	36	15	71	AA	45	01	nn	02	03	85	01	54
4498 THE541	59	42	03	0.0	42	04	92	76	14	24	43	04	92	76	16	09	45
4505 THC541 4522 THC541	0.2	15	01	0.5	94	95	76	19	53	01	0.0	75	43	0.5	54	95	76
4539 THC501	11	10	n9 73	97	76	10 76	87 13	94	05 76	12	55	74	74	10	04 54	74 72	10
4556 TMC541	97	76	11	10	92	76	16	25	76	17	ÃÃ	0.0	58	02	92	76	iĕ
4573 140541	42	07	97	76	19	53	35	65	43	n 7	54	29	36	1 14	12	92	76
4590 THC541	14	29	34	1 8	11	43	06	42	03	5.0	36	1 A	71	24	42	0.4	92
4607 TMC541	85									34				7 h		45	75
4641 THE 541	94	22	٦Ä		22						13			45		15	
4658 THC541	14	53	35	65	61	15	76	"	5A	69		95	0.1	92	76	11	53
4675 THESIL	24	65	0.5	93	05	0.0	54	35	76	12	53	24	45	93	0.3	0.0	04
4692 TMC541	53	54 24	92 65	76 01	93	53	00	65	03	0.4	01	64	92	5# 76	92 15	74) 4 2 a
4726 145541		93		06	0.6				65		54	92	76	16	35	11	35
4743 THESA1			17	35	12	35				35	13		97	76	19	35	14
4760 140541	35	92	74		35	15	35		74	11		53	-	75	03	0.2	54
4777 THE541	65	05	95	09	54	92 54	76	12 76	13	24			00	υ.5	09	05	07
ARIL THESAS	04	01	01		08					14		45 20	03 65	0.5	07 08	93	05
ARPR THESAL			n5		03				92			53	24	65		04	05
4845 THE 541	0.3				13	0.7			76	16			45	01	93	nΑ	
4862 TMC541	03	45		95	76		35		35		76	18	-			92	
4879 TMC541	92	35 92	14	35 92	92		10		15	35	92	61	11	92		ده ده	
4913 THC541	95	92	92	٥Ş	92	92	92	92		95						92	
4930 THE541	92	92	92	92	95	95	92	92	97	92	92	92	92	92	92	92	
4947 THE 541	97		92		65					95			92	92		92	
4964 TMC501 4981 T4C501	97									95						92	
4998 THC541			4,5	4,5	76	45	7,	46	45	~/	47	46	46	47	10	46	46

What is claimed is:

1. In an electronic microprocessor system, having a keyboard, output means for outputting data, a data memory for storing data, an arithmetic unit for performing arithmetic operations on the data stored in said data 5 memory, and a first nonvolatile memory for storing groups of instruction words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises:

(a) a second non-volatile memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in first non-volatile memory, said second non-volatile memory being disposed in a module having a plurality of electrical 15 contacts:

(b) a receptacle for temporarily interconnecting the contacts on said module with said microprocessor system;

(c) keyboard logic means for decoding inputs re- 20 ceived at said keyboard;

(d) means for addressing said second non-volatile memory to read out preselected sets of program codes, said means for addressing said second memory including a counter responsive to selected instructions outputted from said first memory;

(e) means for addressing said first non-volatile memory in response to the program codes read out of said second non-volatile memory, said means for addressing said first memory including a first program counter selectively responsive to said keyboard logic means and said program codes outputted from said second memory.

2. The electronic microprocessor system according to claim 1, wherein said first and second non-volatile 35 memory are first and second read-only-memories, respectively.

3. The electronic microprocessor system according to claim 1, further including means for loading said counter in said means for addressing said second read-only-memory with a multibit number stored in said data memory.

4. The electronic microprocessor system according to claim 3, wherein said data memory comprises a plurality of registers and a multibit register coupled to the 45 output of said arithmetic unit.

5. The electronic microprocessor system according to claim 4, wherein said keyboard logic means includes a keyboard register, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-only-memory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

6. The microprocessor system according to claim 5, 55 further including means for loading said keyboard register means with the contents of said multibit register connected to the output of said arithmetic unit in response to a given instruction word outputted from said first read-only-memory, whereby said arithmetic unit, multibit register connected to the output thereof, keyboard register means, and means for loading said keyboard register means provides said means for loading said counter addressing said second read-only-memory with a multibit number stored in said data money.

7. The electronic microprocessor system according to claim 6, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said

selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

8. The electronic microprocessor system according to claim 7, wherein said electronic microprocessor system is provided in a programmable calculator.

9. The electronic microprocessor system according to claim 1, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

10. The electronic microprocessor system according to claim 9, further including means for loading said counter in said means for addressing said second read-only-memory with a multibit number stored in said data

memory.

11. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard register means for loading said first program counter in response to a particular instruction word outputted from said first read-only-memory and for loading said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

12. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard registers, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-only-memory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

13. The electronic microprocessor system according to claim 1, wherein said keyboard logic means includes keyboard register, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-only-memory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

14. The electronic microprocessor system according to claim 13, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

15. The electronic microprocessor system according to claim 1, wherein a plurality of said second non-volatile memories are provided in a plurality of modules, each one of said plurality of second-non-volatile memories storing different sequences of program codes, at least one of said modules including the second non-volatile memory disposed therein, being receivable in said receptacle at any given time.

16. The electronic microprocessor system according to claim 15, wherein said electronic microprocessor system is provided in a programmable calculator.

17. The programmable calculator according to claim 16, wherein said calculator includes a case in which said data memory, arithmetic unit receptacle and first non-volatile memory are disposed, said case having an opening adjacent to said receptacle for temporarily receiving at least a selected one of said modules.

55

- 18. The programmable calculator according to claim 17, wherein said first and second non-volatile memory are first and second read-only-memories, respectively.
- 19. The programmable calculator according to claim 17, further including a magnetic card reader for reading magnetic cards providing storage for programs including a plurality of program codes, a program memory for storing program codes read by said magnetic card reader, means for reading out of said program memory said program codes and means for addressing said first 10 non-volatile memory in response to the program codes read out of said program memory.
- 20. The programmable calculator according to claim 19. wherein said input means includes a keyboard and wherein said calculator may be selectively placed in a 15 learn mode or run mode at said keyboard and wherein said calculator further includes means for storing the program codes according to the keys depressed at said keyboard in said program memory when said calculator is in said learn mode.
- 21. An electronic microprocessor system, having input means for receiving data and for receiving input commands, said input means including a keyboard, output means for outputting data, a data memory for storing data received and data to be outputted, an arithme- 25 tic unit for performing arithmetic operations on data stored in said data memory, and a first non-volatile memory for storing groups of instruction words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises:
 - (a) a second non-volatile memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in said first non-volatile
 - (b) keyboard logic means for decoding inputs received at said keyboard;
 - (c) means for addressing said second non-volatile memory to read-out preselected sets of program codes in response thereto, said means for address- 40 ing said second memory including a counter responsive to selected instructions outputted from said first memory;
 - (d) means for addressing said first non-volatile memory in response to the program codes read-out of 45 said second non-volatile memory, said means for addressing said first memory including a first program counter selectively responsive to said keyboard logic and to said program codes outputted from said second memory;
 - (e) magnetic card reader means for receiving program codes stored on magnetic cards;
 - (f) program memory means for storing program codes received by said magnetic card reader
 - (g) means for addressing said first non-volatile memory in response to the program codes read-out of said program memory means; and
 - (h) wherein said means for addressing said first memory is further responsive to the program codes 60 outputted from said program memory.
- 22. The system according to claim 21, wherein said first and second non-volatile memories are first and second read-only-memories respectively.
- 23. In an electronic microprocessor system of the 65 type having a keyboard, an arithmetic unit for performing numerical operations on data, a first memory for storing a plurality of groups of instruction words, a first address register for addressing the first memory, key-

board logic means for inserting addresses into said first address register in response to key depressions at said keyboard and instruction word decoder means for controlling the arithmetic unit in response to instruction words outputted from the first memory, the combination which comprises:

- (a) a second memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in the first memory, the second memory being disposed in a module having a plurality of electrical contacts;
- (b) a receptacle for temporarily interconnecting the contents on said module with said microprocessor system:
- (c) a second address register for addressing the second memory;
- (d) means for inserting a preselected address into said second address register in response to the depression of a "program" key at said keyboard;
- (e) means for comparing the program code stored at said preselected address with a numerical value inputted at said keyboard after the depression of said "program" key; and
- (f) means for displaying an error condition when the results of the comparison indicate that the numerical value inputted after the depression of the "program" key is greater than the numerical value of the program code stored at the preselected address.
- 24. The system as defined in claim 23, wherein said first and second memories are first and second readonly-memories.
- 25. An integrated circuit disposed in a module, the module being temporarily receivable in a receptacle of a calculator and the calculator including an instruction word memory for controlling the operations performed by the calculator, the integrated circuit comprising:
 - (a) a program memory for storing a plurality of program codes, each program code having two fourbit digits and being adapted for use by said calculator to address said instruction word memory;
 - (b) an address register for addressing the program memory:
 - (c) an instruction decoder responsive to bit serial instructions generated by said calculator;
 - (d) first means coupled to said program memory for outputting the four most significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH HIGH" instruction from said calculator; and
 - (e) second means coupled to said program memory for outputting the four least significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH" instruction from said calculator.
- 26. The system according to claim 25, further including means for incrementing the address in said address register in response to a decoded "FETCH" instruction.
- 27. The system according to claim 26, wherein said address register stores a four digit address and further including means for outputting to said calculator in serial the contents of a sequentially different digit position of said address register each time said instruction decoder decodes an "UNLOAD PC" instruction from said calculator.